找頭鹿 智能客服
為保護您的權益，請詳細閱讀「 個人資料運用告知說明 」，如您已充分瞭解並同意，請繼續進行對談服務。
公司介紹
產業描述
其他半導體相關業
電話
暫不提供
員工人數
600人
地址
新竹縣竹北市復興三路二段168號10樓之3
As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits. At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are. Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions. Solutions that will have a huge impact on people's lives; making the world a better place, one processor at a time. Are you ready? To learn more about SiFive’s phenomenal success and to see why we have won the GSA’s prestigious Most Respected Private Company Award (for the fourth time!), check out our website and Glassdoor pages.
顯示全部
主要商品 / 服務項目
High Performance RISC-V Processors: SiFive Performance - P270: Efficient performance vector application core - P550: Highest performance application core SiFive Intelligence - X280: multi-core capable RISC-V processor with vector extensions and SiFive Intelligence Extensions and is optimized for AI/ML compute at the edge. SiFive Essential - The SiFive Essential Family portfolio of processor cores spans from high-performance multi-core heterogeneous application processors to area-optimized, low-power embedded microcontrollers. SoC IP Board - HiFive Unmatched Custom Silicon
顯示全部
福利制度
法定項目
其他福利
SiFive is proud to be an equal employment opportunity workplace. We offer a competitive compensation package that includes a flexible work environment, enabling our employees to work smarter and in their own way, a generous time-off policy, an employee stock option program, pension scheme and much more. We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.
工作機會
8/05
The Role:
As a Design Verification Engineer, you will work with CPU designers, compiler team, performance team, and system verification team to generate the test cases automatically to fit those teams verification requirements in different perspectives. Your responsibilities will target establishing a highly scalable and reusable constrained random test bench that produces coverage driven tests.
Responsibilities:
- Review and influence product definition and specifications from a verification perspective and collaborate closely with the design team on feature specifications, test plans, and failure analysis.
- Develop checkers and assertions to verify the memory subsystem designs with interconnect.
- Develop tools, test benches, and test suites (UVM, C++/C, or otherwise as needed) to execute test plans.
- Develop and maintain an in-house Verification IP (VIP) tailored for memory subsystem and interconnect testing
- Write functional coverage, analyze both code and functional coverage, and close coverage holes.
8/05
The Role:
We are looking for a Software Development Engineer in Test within our CI/Flow Team. The candidate should demonstrate proven experience in Software Automated Test or Software Quality Assurance. You will work on testing Toolchain/Linux/Library/ML software on QEMU/FPGA for various SiFive Hardware Products. You will work with Software and Hardware Development teams to come up with Functional/Feature/Integration/Performance/Regression test cases, automate and integrate them into CI/CD pipeline, triage and manage detected issues. This position is for our Hsinchu, Taiwan location.
Responsibilities:
- Develop, enhance and maintain CI/CD test automation pipelines
- Triage test failures, analyze the root cause, and manage issue status with Software and Hardware Development teams
- Collaborate with geographically distributed Development, Program Management and Release Management teams to produce Quality Software and Hardware products
- Take initiative, be proactive and assume full responsibilities of tasks and initiatives
- Contribute towards organizational goals and objectives
8/05
The Role:
As a RISC-V System Validation Software Engineer in the CoreIP team, you will develop, deploy, and support emulation and/or FPGA environments. You will collaborate with cross-functional disciplines to define emulation test strategy, define test-frameworks, implement test-plans, and debug complex emulation hardware, software, and silicon design issues.
Responsibilities
- Bring up Silicon designs on FPGA platforms, root causing design, test and emulator environment issues failures.
- Collaborate with cross-functional teams on developing and implementing emulation strategies based on product goals.
- Establish key hardware and software on emulation to establish readiness for silicon and software bring-up.
8/05
The Role:
As a Design Verification Engineer, you will work with CPU designers, compiler team, performance team, and system verification team to generate the test cases automatically to fit those teams verification requirements in different perspectives. Your responsibilities will target establishing a highly scalable and reusable constrained random test bench that produces coverage driven tests.
Responsibilities:
- Review and influence product definition and specifications from a verification perspective and collaborate closely with the design team on feature specifications, test plans, and failure analysis.
- Develop checkers and assertions to verify the memory subsystem designs with interconnect.
- Develop tools, test benches, and test suites (UVM, C++/C, or otherwise as needed) to execute test plans.
- Develop and maintain an in-house Verification IP (VIP) tailored for memory subsystem and interconnect testing
- Write functional coverage, analyze both code and functional coverage, and close coverage holes.
8/05
The Role
At SiFive we are obsessed with providing a first class out of box experience for users debugging and profiling their software running on SiFive RISC-V processors. We do this by developing both command line tools and an Eclipse based IDE that are optimized for productivity and usability with full flexibility of running the software on real hardware, FPGA, SystemC simulator or QEMU emulator.
We are looking for a solid experienced Developer Tools team member with a proven experience in developing low-level debugging, instruction tracing, SoC monitoring and performance profiling tools. In this position you will own and enhance existing tools like OpenOCD, GDB, LLDB and SiFive TraceDecoder to add support for new hardware and software features, as well as develop new debug and profiling tools.
Job Responsibilities:
- Improve, build and release OpenOCD, GDB, LLDB and SiFive TraceDecoder
- Work and synchronize with upstream community on OpenOCD, GDB and LLDB
- Engage with architecture, hardware engineering and other software engineering teams to review and refine new features
- Apply best practices for software development life cycle, including code reviews, source control management, build processes, testing, and operations
- Assist in developing new and innovative debug and performance tuning tools for SiFive processors
- Work directly with SiFive customers, when needed, to provide awesome customer pre and post-sales support
智能客服 您好，我是您的智能客服 找頭鹿有任何問題都可以問我喔!