求職服務專線
台北 02-2912-6104 轉 2
   02-7703-3104 轉 2
意見回饋
廠商求才專線
台北 02-2912-6104
   02-7703-3104
台中 04-3700-6104
上海 86-21-50277104 轉 1
意見回饋
清除

最近查詢條件

    LOADING...

職務名稱

相關搜尋

清除

職務類別

全部的工作機會

2851 筆查詢結果

CPU IP Verification Engineer

FULL_TIME
新竹市
安興技術諮詢股份有限公司
  • 大學以上
  • 二年以上工作經驗
  • 待遇面議
Job description Are you a passionate verification engineer who loves to work on complex systems, building test environments which find all the bugs before anyone else find them? Do you pay attention to the latest in verification technologies to make sure you're as efficient as possible while working on increasingly complicated IPs? We have fantastic opportunities for experienced and highly motiva
兩個月以前更新 兩週內0-5人應徵
2021-03-11
瑞昱半導體股份有限公司
  • 大學以上
  • 二年以上工作經驗
  • 待遇面議
Joining in specification definition, designing verification platform, developing behavioral models, and responsible for system and functional verification
4天以前更新 兩週內0-5人應徵
2021-10-13

Design Verification Engineer

FULL_TIME
新竹縣竹北市
耐能智慧股份有限公司
  • 大學以上
  • 二年以上工作經驗
  • 待遇面議
1.Creating verification plans of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios. 2.Create verification environments using SystemVerilog, SystemC or UVM. 3.Identify and write all types of coverage measures for stimulus and corner-cases. 4.Debug tests with design engineers to delive
一個月以前更新 兩週內0-5人應徵
2021-09-09
Dialog Semiconductor_德商戴樂格半導體有限公司台灣分公司
  • 大學以上
  • 工作經驗不拘
  • 待遇面議
The Role Working as a Principal/Senior Mixed Signal Verification Engineer based in Zhubei, you will: • Develop analog circuit models and system models that enable efficient and accurate verification of functionality and connectivity within the integrated system, and update the models as needed as their design progresses. • Work with designers to ensure that the developed models are adequate func
4天以前更新 兩週內0-5人應徵
2021-10-13
美商賽發馥股份有限公司臺灣分公司
  • 大學以上
  • 三年以上工作經驗
  • 待遇面議
SiFive is an idea-to-silicon company founded by the inventors of RISC-V to simplify the design and production of custom SoCs. As the leading commercial provider of RISC-V processor IP, SiFive is on a mission to help engineers design custom chips for domain-specific solutions for many markets, including 5G, edge AI, enterprise networking, storage, and consumer devices. Industry-leading innovators
6天以前更新 兩週內0-5人應徵
2021-10-11
NVIDIA_英屬維京群島商輝達維京股份有限公司台灣分公司
  • 碩士以上
  • 五年以上工作經驗
  • 待遇面議
We're looking for a Senior Digital Design Verification Engineer. As a Senior Mixed Signal Digital Design Verification engineer at NVIDIA, you'll verify the design and implementation of our cutting edge SerDes IPs. This ground breaking technology will enable and accelerate gaming, artificial intelligence, deep learning, and autonomous driving. We have put together a world-class team that deliver
1天以前更新 兩週內0-5人應徵
2021-10-16

Mix-Signal Verification Engineer

FULL_TIME
新竹縣竹北市
聯發科技集團_立錡科技股份有限公司
  • 大學 碩士
  • 三年以上工作經驗
  • 待遇面議
1.Develop real-numbered models in System Verilog 2.Develop analog and mixed-signal behavioral models in Verilog-A / AMS 3.Implement simulation testbenches to verify the usage scenarios of designs. 4.Work closely with analog and/or digital design team to ensure the models are adequate for simulation
一個月以前更新 兩週內0-5人應徵
2021-08-24
安霸股份有限公司
  • 碩士以上
  • 二年以上工作經驗
  • 待遇面議
At Ambarella, we gather brilliant minds together to push computer vision technology forward. We're seeking a VLSI design verification (DV) engineer who will verify our most cutting-edge SOCs and components inside SOC. A DV engineer works with designers to make sure design meets specification. Firstly, a DV engineer creates a test plan. A test plan plots in details on what tests you need/want
2天以前更新 兩週內0-5人應徵
2021-10-15
創意電子股份有限公司
  • 碩士以上
  • 三年以上工作經驗
  • 待遇面議
※Job Descriptions: 1.SoC/Subsystem verification : Job includes IP simulation bring up and testbench promote to subsystem/chip level 2.SoC/Subsystem design : Job includes spec study, architecting, RTL coding, simulation, debugging, Lint, CDC, synthesis, LEC, SDC, STA and FPGA verification. ※Job Requirements: 1.MS or PhD degree in EE, CS, or relevant fields 2.Good at verification skills such as UVM
5天以前更新 兩週內0-5人應徵
2021-10-12

Design Verification Engineer

FULL_TIME
新竹市
系統精英科技股份有限公司
  • 碩士以上
  • 三年以上工作經驗
  • 待遇面議
1.SoC design verification 2. System verification
5天以前更新 兩週內0-5人應徵
2021-10-12

SoC Verification Engineer

FULL_TIME
新竹市
瑞昱半導體股份有限公司
  • 大學以上
  • 工作經驗不拘
  • 待遇面議
1.Writing behavioral model 2.Responsible for functional verification
4天以前更新 兩週內11-30人應徵
2021-10-13

SoC Verification Engineer

FULL_TIME
新竹縣竹北市
藍芯微電子有限公司
  • 碩士以上
  • 四年以上工作經驗
  • 待遇面議
1.Writing behavioral model 2.Responsible for functional verification 3.Set up simulation environment and flow to support FPGA evaluation
2天以前更新 兩週內0-5人應徵
2021-10-15
美商超微半導體股份有限公司台灣分公司
  • 大學以上
  • 五年以上工作經驗
  • 待遇面議
What you do at AMD changes everything At AMD, we push the boundaries of what is possible. We believe in changing the world for the better by driving innovation in high-performance computing, graphics, and visualization technologies – building blocks for gaming, Immersive platforms, and the data center. Developing great technology takes more than talent: it takes amazing people who understand col
4天以前更新 兩週內0-5人應徵
2021-10-13

UVM verification engineer

FULL_TIME
新竹市
晶心科技股份有限公司
  • 碩士以上
  • 二年以上工作經驗
  • 待遇面議
1. RISC-V CPU coprocessor verification. 2. Maintain UVM environment. 3. Build test plan and implement test pattern by Perl. http://www.andestech.com/en/products-solutions/andes-custom-extension/
3天以前更新 兩週內0-5人應徵
2021-10-14

CPU Verification Engineer

FULL_TIME
新竹市
晶心科技股份有限公司
  • 碩士以上
  • 工作經驗不拘
  • 待遇面議
使用最新的IC驗證方法對晶心的CPU設計做高強度測試,以提升CPU設計的品質與完整度。此職務可以累積對計算機架構,微架構,與嵌入式系統的廣泛知識。具體內容包含: * Understanding uarch of Andes processor designs * Creating verification plans * Implementing test environments * Generating test cases * Improving test coverage * Identifying CPU bugs in various environments (simulation, FPGA, etc.) * Test automa
3天以前更新 兩週內0-5人應徵
2021-10-14
一零四資訊科技享有網站內容著作權 © 2001- 2021 104 Corporation All Rights Reserved