求職服務專線
台北 02-2912-6104 轉 2
   02-7703-3104 轉 2
意見回饋
廠商求才專線
台北 02-2912-6104
   02-7703-3104
台中 04-3700-6104
上海 86-21-50277104 轉 1
意見回饋
清除

最近查詢條件

    LOADING...

職務名稱

相關搜尋

清除

職務類別

全部的工作機會

3340 筆查詢結果

Digital Design Engineer

FULL_TIME
新竹市
台灣積體電路製造股份有限公司(台積電)
  • 碩士以上
  • 工作經驗不拘
  • 待遇面議
【本職缺僅接受台積電官方網站投遞】 請至台積電官方網站投遞個人履歷表,此職缺履歷登錄網址:https://bit.ly/3xbwQmX Description Digital Design, including HDL Logic design, Synthesis, STA, Formality DFT insertion and Simulation System and Architecture design High speed interface design Qualifications MSc of Electrical Engineering or Computer Engineering Familiar with Verilog HDL logic Design,
一週以前更新 兩週內0-5人應徵
2021-11-22

SoC-Digital Design Engineer

FULL_TIME
新竹市
澳門商江左盟科技有限公司台灣分公司
  • 大學以上
  • 三年以上工作經驗
  • 待遇面議
(1) Familiar with DFT flow development(MBIST/SCAN/ATPG/BSCAN/LBIST). (2) Familiar with DFT realted flow and EDA tools(e.g. testmax/sms (3) Familiar with IC design flow(e.g. verilog/RTL/STA/LEC/Simulation (4) Familliar Unix Shell/Tcl/Perl & programming skills. (5) Million-gate SOC design experience is a plus.
兩週以前更新 兩週內0-5人應徵
2021-11-15

Senior Digital Design Engineer - Zhubei

FULL_TIME
新竹縣竹北市
Dialog Semiconductor_德商戴樂格半導體有限公司台灣分公司
  • 學歷不拘
  • 工作經驗不拘
  • 待遇面議
The Role Working as a Senior Digital Design Engineer based in Zhubei, you will: • Design optimized digital blocks meeting functional, cost, and low power constraints and ensure spec compliance. • Cover digital backend design from synthesis, static timing, and logic equivalent checking. • Interface with P&R for digital hand-off and post layout verification. • Collaboration with analog engineers and
一週以前更新 兩週內0-5人應徵
2021-11-22
佳易科技股份有限公司
  • 碩士
  • 三年以上工作經驗
  • 待遇面議
As senior/staff digital design engineer, this person is required to support all digital design activities on company products, design services as well as internal IP development. Below are the responsibilities: - Responsible for RTL Design and writing of test bench - experience in IP core design such as peripheral interfaces, CPU cores, digital controllers - Architecture review, RTL design, fun
1天以前更新 兩週內0-5人應徵
2021-11-29

SoC/ASIC/IP digital design engineer

FULL_TIME
新竹縣竹北市
佳易科技股份有限公司
  • 碩士
  • 三年以上工作經驗
  • 待遇面議
- Design/development of SoC subsystem blocks. - Responsible for SOC system Integration/Verification - Generate detailed micro-architecture technical specifications and systems requirements and deliver the design - Work closely with verification team to develop verification plans and actively participate in debug phase - Work hands-on and own their design through the full SoC/ASIC development p
1天以前更新 兩週內0-5人應徵
2021-11-29
Synopsys Taiwan Co., Ltd._台灣新思科技股份有限公司
  • 大學以上
  • 五年以上工作經驗
  • 待遇面議
This position will join the ARC Processor group at Synopsys and will be part of the Functional Safety R&D Team. As a member of the ARC Functional Safety Team you will gain understanding of the leading vision and neural network processors and contribute to architecting and designing state of the art safety features and mechanisms for ARC processor cores. You will leverage your design skills and f
一週以前更新 兩週內0-5人應徵
2021-11-19
英屬蓋曼群島商譜瑞科技股份有限公司台灣分公司
  • 碩士以上
  • 工作經驗不拘
  • 待遇面議
-Master/PhD Degree in EE/CS or relevant -Solid knowledge of semiconductor logic design and flow. -Good understanding of video, computer and communications systems is a plus -It is a plus to be familiar with DisplayPort, HDMI, USB and PC Express or other communication protocols
一週以前更新 兩週內0-5人應徵
2021-11-18
創未來科技股份有限公司
  • 碩士以上
  • 工作經驗不拘
  • 月薪 70,000 元以上
## Job Description: ­- Management of the system design architecture for the synthesis and FPGA implementation. ­- Floor-Planning and Placement. ­- Write the digital design constraints. ## Skill: - ­Understand the concept of the digital system design is a plus. ­- Familiar with Git version control. ­- Familiar with SDC/XDC file. - Familiar with TCL scripts. ­- Familiar with the backend development
1天以前更新 兩週內0-5人應徵
2021-11-29
英屬蓋曼群島商譜瑞科技股份有限公司台灣分公司
  • 碩士以上
  • 工作經驗不拘
  • 待遇面議
-Master/PhD Degree in EE/CS/Physics/Mathematics -Good understanding of video and display -Good at system modeling and simulation. -Good understand image processing is a plus
一週以前更新 兩週內0-5人應徵
2021-11-18
Cypress Semiconductor_新加坡商賽普拉斯半導體股份有限公司台灣分公司
  • 大學 碩士
  • 八年以上工作經驗
  • 待遇面議
The IC design team (Bluetooth) of Infineon ICW is looking for a hands-on, team-oriented and self-motivated digital design engineer. In this role, the engineer will be responsible for IoT platform development. We have world's top intelligent IC design teams include system, digital/analog design, firmware, software teams all over the world. You will have the chance to work with and be part of them.
4天以前更新 兩週內0-5人應徵
2021-11-26
Synopsys Taiwan Co., Ltd._台灣新思科技股份有限公司
  • 大學以上
  • 三年以上工作經驗
  • 待遇面議
Job Description: The selected candidate will be a key member of the Synopsys DesignWare Processor team in Hsinchu and involved in the development of leading edge DesignWare processor IP products such as NN accelerators, vision processors, as well as high-performance or energy-efficient general purpose processors. The responsibility could vary from architecture analysis, micro-architecture, logic d
三週以前更新 兩週內6-10人應徵
2021-11-04
乾瞻科技股份有限公司
  • 碩士以上
  • 工作經驗不拘
  • 待遇面議
* 電子/電機相關科系畢業 * 具DDR digital相關設計經驗佳 * 對DRAM training,JEDEC spec及系統有相對應的理解。 * 對數字design flow及timing closure有深刻的理解
一週以前更新 兩週內0-5人應徵
2021-11-23

Standard cell design engineer

FULL_TIME
新竹縣竹北市
聯詠科技股份有限公司
  • 碩士
  • 三年以上工作經驗
  • 待遇面議
任職於Design Engineering Service (DES) 部門,負責Standard cell設計及效能最佳化分析、In-house cell library開發、3rd party cell library維護。 1.Standard cell circuit design and optimization。 2.Library design methodology development。 3.Cell characterization and library generation。 4.Library QA and maintenance。 5.Technical support of in-house & 3rd-party libraries。 【共創A+聯詠】 穩健踏實、專
1天以前更新 兩週內6-10人應徵
2021-11-29

Digital IP Design Engineer

FULL_TIME
新竹市
創意電子股份有限公司
  • 大學以上
  • 三年以上工作經驗
  • 待遇面議
※Requirements: 1. DDR/LPDDR/GDDR/HBM logic design and verification 2. RTL design 3. Digital Design Checks : CDC, LEC, STA, and etc. ※其他條件 1. Over 3-year digital design experiences 2. Familiar with DDR/LPDDR/HBM/SerDes or DSP is plus 3. Familar with digital IC front-end design flow such as Verilog RTL design, Synopsys Design Compiler, LEC, Spygalss, PrimeTime STA
1天以前更新 兩週內0-5人應徵
2021-11-29
NVIDIA_英屬維京群島商輝達維京股份有限公司台灣分公司
  • 碩士以上
  • 八年以上工作經驗
  • 待遇面議
We are now hiring for a Senior Logic and Digital Circuit Design Engineer Nvidia has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” th
兩週以前更新 兩週內0-5人應徵
2021-11-11
一零四資訊科技享有網站內容著作權 © 2001- 2021 104 Corporation All Rights Reserved