求職服務專線
台北 02-2912-6104 轉 2
   02-7703-3104 轉 2
意見回饋
廠商求才專線
台北 02-2912-6104
   02-7703-3104
台中 04-3700-6104
上海 86-21-50277104 轉 1
意見回饋
清除

最近查詢條件

    LOADING...

職務名稱

相關搜尋

清除

職務類別

全部的工作機會

2643 筆查詢結果
聯發科技集團_立錡科技股份有限公司
  • 碩士以上
  • 十年以上工作經驗
  • 待遇面議
1.Digital design flow automation. 2.Familiar with Simualtion / Synthesis / DFT / ATPG / STA / LEC
兩週以前更新 兩週內0-5人應徵
2022-01-06

數字IP工程师/ Digital CAD Engineer

FULL_TIME
新竹縣竹北市
台灣矽力杰科技股份有限公司
  • 碩士以上
  • 五年以上工作經驗
  • 待遇面議
提供數字/混模電路設計的CAD 支持,負責公司内部數字IP 模塊的開發和外部IP Vendor 的技術聯絡。 Digital CAD Engineer, working as part of the CAD team on development and support of digital and mixed signal design flows, driving the in-house development of digital IP building block, and acting as the primary technical liaison between the company and external IP vendors
一週以前更新 兩週內0-5人應徵
2022-01-13

Digital ASIC Design Engineer

FULL_TIME
新竹市
瑞典商_芬格科技有限公司
  • 碩士以上
  • 三年以上工作經驗
  • 待遇面議
To strengthen and building up our new ASIC team in Hsinchu, Taiwan, we are looking for Digital ASIC Design Engineers who wants to make a difference and strengthen the development of Fingerprint’s sensor technology. You will report directly to the ASIC Manager/Project Manager in Hsinchu. We offer you an exciting and challenging position together with friendly and professional colleagues. Work in a
5天以前更新 兩週內0-5人應徵
2022-01-17

Sensor Digital Circuit Design Engineer

FULL_TIME
新竹縣竹北市
光程研創股份有限公司
  • 碩士以上
  • 三年以上工作經驗
  • 待遇面議
Artilux are looking for an outstanding engineer who are as excited to bring new architectures for advanced Ics, with high quality and exceptional performance. • Circuit design for general sensors-Digital
5天以前更新 兩週內0-5人應徵
2022-01-17
智成電子股份有限公司
  • 大學以上
  • 工作經驗不拘
  • 待遇面議
1.In charge of digital circuit design/verify by Verilog/VHDL 2.Familiar with ASIC design flow or FPGA development is a plus. 3.Familiar with MCU SoC design is a plus. 4.Familiar with RF baseband design is a plus.
一個月以前更新 兩週內0-5人應徵
2021-12-01
台灣積體電路製造股份有限公司(台積電)
  • 碩士以上
  • 工作經驗不拘
  • 待遇面議
【本職缺僅接受台積電官方網站投遞】 請至台積電官方網站投遞個人履歷表,此職缺履歷登錄網址:https://tinyurl.com/y4x7l394 【Description】 Front-end to back-end large scale digital circuit design for system-on-chips and 3DICs, responsible for designing with the state-of-the-art process technologies and developing corresponding CAD flows that explores cutting edge design methodologies and latest EDA too
兩個月以前更新 兩週內0-5人應徵
2021-09-13
芯偉有限公司
  • 碩士
  • 三年以上工作經驗
  • 待遇面議
1. Design the digital part of the high-speed standard physical layer, such as PCIe, USB, HDMI, DP, etc. 2. Co-work with the analog designer to implement the analog adaptors, such as calibration mechanism, DSP algorithm, etc. 3. Digital front-end flow, such as Spyglass, Design Compiler, Formality, Primetime, etc. (The scripts are supported by the CAD team). 4. Co-work with the APR engineer for the
兩個月以前更新 兩週內0-5人應徵
2021-10-31

Sr./Staff Digital IC Design Engineer

FULL_TIME
新竹縣竹北市
萬典科技股份有限公司
  • 大學 碩士
  • 一年以上工作經驗
  • 待遇面議
1. HDL coding and design verification for TDDI products 2. System validation/debug and customer issues support 3. CP test pattern generation and co-work with test engineer for CP testing 4. Area/power optimization, and design trade-off analysis 5. Lint/ CDC analysis for digital design 6. Schedule tasks and goals to complete designs on time that meet all specifications
3天以前更新 兩週內0-5人應徵
2022-01-19

Sr. Staff Digital Design Engineer_2102841

FULL_TIME
新竹縣竹北市
Marvell_邁威爾科技有限公司
  • 大學以上
  • 五年以上工作經驗
  • 待遇面議
The Opportunity Central Engineering AMS-IP team provides leading-edge SerDes PHY solutions and other Analog Mixed-Signal IPs to support all Marvell products. Job Responsibilities: Job Responsibilities: ASIC design engineer responsible for the design, verification and evaluation of digital circuits in high-speed data communication ICs. The candidate will be involved in engineering implementation
4天以前更新 兩週內0-5人應徵
2022-01-18
Qualcomm Semiconductor Corporation_高通半導體有限公司
  • 大學 碩士
  • 工作經驗不拘
  • 待遇面議
Product and Test Engineering (PTE) is looking for entry level Digital Test Engineers who will create test solutions in support of New Product Introduction (Silicon Validation and Characterization) and Manufacturing Enablement of Qualcomm Silicon on Chip (SOC) products. The position offers growth/specialization opportunities within Digital Test Engineering (Mixed Signal, Microprocessors, HSIO, Log
5天以前更新 兩週內11-30人應徵
2022-01-17

Digital Design Engineer

FULL_TIME
新竹市
台灣積體電路製造股份有限公司(台積電)
  • 碩士以上
  • 工作經驗不拘
  • 待遇面議
【本職缺僅接受台積電官方網站投遞】 請至台積電官方網站投遞個人履歷表,此職缺履歷登錄網址:https://bit.ly/3xbwQmX Description Digital Design, including HDL Logic design, Synthesis, STA, Formality DFT insertion and Simulation System and Architecture design High speed interface design Qualifications MSc of Electrical Engineering or Computer Engineering Familiar with Verilog HDL logic Design,
兩個月以前更新 兩週內0-5人應徵
2021-11-22
聯發科技股份有限公司
  • 碩士
  • 二年以上工作經驗
  • 待遇面議
Digital circuit design for DTCO(Design technology Co-Optimization)
4天以前更新 兩週內0-5人應徵
2022-01-18
Qualcomm Semiconductor Corporation_高通半導體有限公司
  • 大學以上
  • 工作經驗不拘
  • 待遇面議
Job Overview Product and Test Engineering (PTE) is looking for Digital Product Engineers who will work closely with IC Designers to validate and debug new Digital product functionality, test HW/SW development, characterization, device performance over process and operating conditions, and releasing cost effective production test solutions into mass production. Engineers are also responsible for
1天以前更新 兩週內6-10人應徵
2022-01-21
Dialog Semiconductor_德商戴樂格半導體有限公司台灣分公司
  • 大學以上
  • 八年以上工作經驗
  • 待遇面議
The Role Working as a Principal Digital Design Verification Engineer based in Zhubei, you will: • Define testbench infrastructure using SystemVerilog, UVM and Formal. • Responsible for leading complete digital level verification. • Modeling of analog functions in SystemVerilog. • Responsible for complete chip level verification of mixed signal IC. • Work closely with design team to architect a ne
3天以前更新 兩週內0-5人應徵
2022-01-19
台灣積體電路製造股份有限公司(台積電)
  • 大學 碩士
  • 工作經驗不拘
  • 待遇面議
【本職缺僅接受台積電官方網站投遞】 請至台積電官方網站投遞個人履歷表,此職缺履歷登錄網址:https://tinyurl.com/y6oe72jg Description - Model electrical effect into timing analysis flow in advanced nodes - Develop new timing analysis feature in EDA tool, and enhance design PPA - Provide consultation of timing analysis flow or silicon failure diagnosis Qualifications 1.Familiar with digital design fl
兩個月以前更新 兩週內0-5人應徵
2021-09-13
一零四資訊科技享有網站內容著作權 © 2001- 2022 104 Corporation All Rights Reserved