This vacancy is open for talent pool collection. We will contact you if we have proper vacancies that fit with your profile.
Job Mission
Represent manufacturing and act as gatekeeper from manufacturing to D&E function
Add value in overall manufacturing processes such as forming, machining, joining, and assembling
Job Description
Contribute to the solution of faults and takes the necessary initiatives and practical decisions to ensure zero repeat
Identify gaps and drive assigned process improvement projects and successful delivery
Initiate and drive new procedure changes and projects
Develop and maintain networks across several functional stakeholders
Prioritize works and projects based on business situation
Transfer knowledge and train colleagues on existing and newly introduced products
Education
Master degree in technical domain (e.g. electrical engineering, mechanical engineering, mechatronics)
Experience
3-5 years working experience in design engineering
Personal skills
Show responsibility for the result of work
Show proactive attitude and willing to take initiative
Drive for continuous improvement
Able to think outside of standard processes
Able to work independently
Able to co-work with different functional stakeholders
Able to demonstrate leadership skills
Able to work in a multi-disciplinary team within a high tech(proto) environment
Able to think and act within general policies across department levels
Diversity and inclusion
ASML is an Equal Opportunity Employer that values and respects the importance of a diverse and inclusive workforce. It is the policy of the company to recruit, hire, train and promote persons in all job titles without regard to race, color, religion, sex, age, national origin, veteran status, disability, sexual orientation, or gender identity. We recognize that diversity and inclusion is a driving force in the success of our company.
Need to know more about applying for a job at ASML? Read our frequently asked questions.
【About this position】
We're seeking a Product Manager reporting into the Vision Intelligence team, to coordinate the deployment, adoption, and optimization of our VI solutions across several vertical markets including Transportation, Smart City, Retail, Smart Building and Factory.
As a Product Manager you will be part of a fast-moving, high-impact team that collaborates across technical, business, and compliance functions to create cutting-edge VI tools for smart city. You’ll play a pivotal role in improving our VI+AI platform to deliver measurable value while meeting user requirements and create profitable solutions.
【What you will be doing】
-Take lead in ADP’s Vision Intelligence software product development processes, ensure alignment with business goals, and coordinate cross-teams.
-Define and communicate the product vision, strategy, and roadmap for ADP’s Vision Intelligence Platform.
-Collaborate with R&D team, marketing, and sales teams to prioritize features, set release schedules, and drive product development.
-Gather and analyze customer feedback, market trends, and competitive intelligence to make informed product decisions.
【What you will need】
-Bachelor's degree or higher
Minimum of 5 years of relevant work experience in software product management or related roles.
-Experience with deep learning based image processing or computer vision
-Intermediate English proficiency, capable of internal communication, explanations, and document writing.
-Proactive personality with strong communication skills, capable of understanding the needs of clients or superiors externally, and effectively communicating with engineers and other team members internally. Able to coordinate cross-departmental teams for product development.
Please apply this role through
https://careers.synopsys.com/job/hsinchu/r-and-d-engineering-sr-staff-engineer/44408/84900058096
Synopsys is looking for motivated Product Engineer to help design, develop and test state of the art Static Timing, Characterization and Library modelling tools.
The primary focus of the Product Engineer is closely working with R&D team, to influence technologies/solution roadmaps and provide R&D team with accurate input from Field AEs, helping them focus on the most critical design challenges and help define solutions to critical problems.
The engineer will work closely with Field AEs, ensuring overall consistency of end-to-end design and analysis flow to meet customer needs. The engineer will also work with Sales and Marketing teams to find and develop new markets, drive new tool evaluations and help customers with the adoption and continuous usage of Static Timing, Characterization and Library Modelling, thus enabling Chip Design customers achieve best Timing, Power and Characterization Goals.
Synopsys’ existing and forthcoming tools offer an advanced transistor-level static timing characterization and library modelling solution that addresses the existing and emerging challenges in custom and memory design. They offer predictability and improved productivity to designers. Their concurrent timing, SI features and advanced variation aware analysis enables designers to accurately and quickly identify design issues early-on and avoid expensive late-finding of problems in silicon.
Main responsibilities:
• Drive new products and new product features that exceed customer needs.
• Work with RnD to enable timely implementation of new products and features, and important bug fixes.
• Provide consultation to prospective users and/or product capability assessment and validation.
• Provide tool trainings to customers and Field AEs.
• Provides technical expertise to sales staff through sales presentations and product demonstrations.
• Assists the sales staff in assessing potential application of company products to meet customer needs and preparing detailed product specifications for the development and implementation of customer applications/solutions.
Requirements:
We are looking for an innovative, motivated, and dependable person, with at least BS degree and 8+ years of recent hands-on experience including:
· Exceptional expertise in transistor-level analysis and debug circuit level issues for SRAM, RF, ROM memories and Standard Cells.
· Good exposure to static timing concepts and CMOS engineering fundamentals.
· Good knowledge of TCL and or other scripting languages.
· Very good communication, social and leadership skills.
Plus:
· NanoTime or PrimeLib experience highly desirable.
1. To improve device yield &CIP in order to meet customer request and customer service.
2. Identify and solve process and device problems.
3. Support for customer visit and audit.