1. LV/HV ESD/Latch-up device/rule development
2. Foundry in customer's ESD/EOS/Latch-up problem consult
3. Foundry out之MCU, Speech, Super I/O, Power IC等自有產品線之ESD/ EOS /Latch-up protection design
1. To improve device yield &CIP in order to meet customer request and customer service.
2. Identify and solve process and device problems.
3. Support for customer visit and audit.
1. Ensure PKG design is optimized with SI/PI/Thermal requirements.
2. Create the PKG/RDL/Subtract SI 3D modeling and perform extraction of S-Parameters and RLGC model.
3. Full-wave modeling of VIAs, Connectors, Package and PCB channels, components using 3D full-wave EM tools.
4. Provide the CM(Construction rules) and Design Rules(guidelines) for the PKG/RDL/Subtract design.
5. Provide the Substrate manufacturing process and material property.
6. SI(Signal integrity) simulation and optimization on package stack-up, power/ ground plane assignment and optimization, decoupling cap locations to minimize power ground noise.
7. PI(Power integrity) analysis for state of art package/system designs, which include but not limited to package layout model extraction, transient noise analysis to meet the silicon noise spec, decoupling strategy and analysis.
8. CTK(Crosstalk) analysis and reduction on-package considering mutual-effect by on-die, on-silicon interposer and on-PCB.
9. SSN(Simultaneous Switching Noise)/SSO analysis for I/O (DDR5/4/3, LPDDR5/4/3, etc.) power domain.
10. Eye diagram(ZRZ/PAM4) and jitter analysis for CPS(Die Chip-PKG-System PCB) co-simulations.
11. Familiar with trade-offs among package cost, technologies, design, performance, power, and thermal requirements.
12. Familiar with assembly and substrate manufacturing process is a plus.
13. Familiar with programming/scripting in Java, VBScript, PERL, TCL, MatLab and/or equivalent.
14. Experienced in SI PI automation tool development with Python or PyAEDT is a plus.
15. Working with ASIC/HW/Production team.
【工作內容】
1. Technical support for spec./manufacture/quality of design-in, driving root cause of
CCR.
2. Internal collaboration with CPD/ME/QE/PM.
3. Internal project development PDK and Daisy chain for interposer.
4. Build relationship with ASIC vendor/substrate/package OSAT.
【工作經歷】
1、通信/電子/半導體相關專業。
2、熟悉IC製程(front-end)、2.5D封裝、測試(back-end)並具製程整合、改善相關經驗。
3、產品應用技術撰稿 (Documentation): Datasheet、Application note 、Technical report
4、客戶服務(Design in and CCR),技術問題回覆,根因分析報告。
5、具OSAT合作開發及應用推廣經驗。
6、具備專案開發、進度管理能力。
MaxLinear is seeking a Staff Product Engineer to join our growing team in Taiwan.
In this role, you will be responsible and focus on the following:
• Full product life cycle ownership
• Co-define ATE test, characterization, qualification, manufacturing plans
• Co-define test spec and control limit
• Co-work on CRAs analysis
• COGS analysis and reduction
• Data and yield analysis and improvement
• Co-work with internal cross-functional teams and OSATs
【Position Overview】
We are seeking a highly motivated and experienced Foundry Engineer to join our team. In this critical role, you will be responsible for driving product yield, performance, and reliability by collaborating closely with internal teams and external silicon foundries. You will identify the root cause of process, device, and defect-related issues, propose and execute improvement plans, and ensure to meet our yield KPIs and product timelines. This position requires a strong technical background in semiconductor manufacturing, excellent problem-solving skills, and the ability to work effectively in a collaborative environment.
【Responsibilities】
1. Lead foundry engineering activities to drive product yield, performance, and reliability/quality to fulfill product needs.
2. Collaborate with cross-functional teams to ensure timely new product introduction and proactively address potential issues.
3. Develop and execute yield improvement plans by collaborating with internal teams or external foundries.
4. Ensure high production quality control through in-depth analysis, inline and WAT monitoring, and investigation of customer returns.
5. Manage projects effectively to meet deadlines and achieve objectives.
- Own backend external manufacturing NPI from conceptualization, development, qualification to production launch with a focus on wafer-level packaging (WLP) and post-fab solutions
- Functional Leadership for NPI to deliver PLM requirements for new product commercialization and to co-work with cross functional team (comprising both internal and external stakeholders) to achieve on-time market release
- Drive DFM, technology & manufacturability readiness for new product/ package development, effective POR freeze for new product introduction
- Partner with OSATs to deliver assembly readiness for new product qualification. Key activities include BOM & process setup, risk analysis & mitigation, process characterization, lookahead assessment, qualification and CAB preparation leading to first part release
- Manage production ramp: lead production safe launch, provide technical support to resolve ramp issues, develop CIP, set production baseline for transition into HVM
- Collaborate with internal & external partners for technology pathfinding, package roadmap as well as design rules/ guideline development
- Adoption of data analytics and data-driven approach to problem solving and decision making
- Establish Best Known Methods (BKM) and Best-in-Class practices for new package platform and fan-out to production
- Participate in quality and process readiness audit to achieve production site readiness
- Co-work with operations to drive continuous yield improvement for evolving challenges
- Subject Matter Expert to address arising package and assembly challenges
- Experienced candidate(s) will be considered for lead role to manage team activities