104工作快找APP

面試通知不漏接

立即安裝APP

「技術開發工程師_技術開發部(新竹廠)」的相似工作

盧森堡商達爾國際股份有限公司台灣分公司
共500筆
10/15
新竹市2年以上大學
工作概覽: 我們正在尋找具有半導體製程或整合經驗的工程師,主要工作在良率的提升、電性異常分析與改善。理想的候選人應具備半導體物理、元件、IC、及製程知識者尤佳。 主要職責: • 產品良率提升。 • WAT SPC review。 • In-Line 與 WAT 異常分析與改善。 • 新產品Tape out 與導入。 資格條件: • 兩年半導體製程或整合經驗。
10/13
新竹市經歷不拘碩士以上
1. Device characterization and test key design. 2. 元件量測並提供desinger相關規格數據 3. 記憶體陣列設計
應徵
10/13
新竹縣竹北市3年以上碩士以上
【工作內容】 1. 熟悉2.5D/3D架構,如CoWoS、WoW等技術家族。 2. 具備WoW hybrid bonding技術,能支援開發與量產。 3. 執行電性失效分析(EFA)與產品參數規格特性分析,協助問題釐清與品質提升。 【職務需求】 1. 3年以上製程整合相關經驗,熟悉2.5D, 3DIC, Hybrid Bonding優先。 2. 熟悉半導體DRAM製程技術,包括光罩設計、蝕刻、CMP、鍵合。 3. 具備製程良率分析、故障排除與問題解決能力。 4. 熟悉跨部門溝通與專案管理,能有效協調多方資源。
10/09
昇佳電子股份有限公司其他電子零組件相關業
新竹縣竹北市1年以上碩士以上
Tcad模擬、元件量測與分析
應徵
09/24
新竹縣竹北市5年以上大學以上
Reporting to MOSFET Development Manager, you will work as Sr. MOS Development Engineer to be responsible for process integration, development and optimization. About the job: Work with product designer to create new device structure ideas and develop the necessary Mosfet/ IGBT /Diode technologies Closely work with internal process experts and external foundry partners to set up the required technologies and processes to produce the prototypes and with test labs to assess results vs. simulations / expected behavior. Responsible for experimental matrix design to evaluate and optimize design vs. specification. Co-work with fab engineering teams to generate the final design rule menu and electrical parametric specifications. Participation in fab selection and evaluation for future foundry locations. Participate and help the Design Engineers and Product Engineers on reverse engineering analysis when necessary. Act as the internal expert of semiconductor devices and processes to provide the necessary information and advices to designers on new technologies. Short term travels for business trips and trainings. About you: Knowledge of semiconductor device physics, such as Diode, BJT, MOSFET, and IGBT…etc and understanding of complex interactions between different fabrication processes. Experiences in semiconductor process development, and basic knowledge in semiconductor device characterization. Ability of arranging tests with 3rd party labs and comfortable with working in Lab for device characterization. Good writing/reading/communication in English is a MUST. The ability to operate independently in a cross-cultural working environment. Experiences in both conventional Bipolar, CMOS, DMOS processe Understanding or experiences in power semiconductor devices assembly and applications would be preferred. Knowledge and experiences of material analysis or Failure analysis tools, such as SRP, SIMS, SEM…etc. Familiar with mask generation, wafer fab process flow and in-line/PCM specifications. Knowledge and experience in one or more of the following areas would be a plus, but not must: o Test pattern generation o Semiconductor process/device modeling o Basic assembly & test processes.
應徵
10/14
新竹市10年以上大學以上
MaxLinear is seeking a highly skilled and motivated Semiconductor Technologist to join our global team. This role requires a strong foundation in semiconductor process technologies, excellent analytical capabilities, and the ability to collaborate effectively across regions and functions. In this role, you will be responsible for the following: • Interface to semiconductor foundries (not limited to fabs in Taiwan) and other technology partners (e.g. design tool vendors & IP vendors). • Work with the technology team in US to review and analyze process technology, PDK and related for new product development. • Work with the technology team & the operations teams (product engineering, test development, and quality & reliability assurance) in US, EU, & Asia to complete product transfer to production. • Work with the operations teams to sustain volume production including, but limited to : - Process WAT/PCM data analysis - Process yield analysis and improvement – continuous improvement - Product yield analysis and improvement – specific to each low yield issue - Logistics management for both engineering & production lots. - Address any production issues – for example, wafer RMA, and foundry excursion. - Review monthly Cpk, yield and CIP activities with foundry partners. • Excellent communicator with internal and external partners to acquire necessary information for technical and business decisions.
應徵
10/15
新竹市經歷不拘大學
工作概覽: 我們正在尋找具有半導體薄膜製程經驗的工程師,主要工作在於產品處理,機台SPC maintain, 機台debug, Project 掌控。 主要職責: • 異常產品處理,確保產品安全無虞。 • 機台例行性調機,確保產品生產合乎規格,且達A規水準 (Cpk maintain)。 • 協助設備進行機台異常debug / DOE驗證程序。 • Project 設計與進度掌控,確保專案順利進行。 • 需配合輪班人數安排中班(或小夜班)以及假日值班。 資格條件: • 有半導體相關課程/認證尤佳 • 須穿著無塵衣於無塵室工作
應徵
10/16
新北市新店區經歷不拘碩士以上
1. 新元件的開發和元件特性量測,和失效分析。 2. 新製程的導入和整合。 3. 協助產品開發過程將成本降低。
應徵
10/15
新竹市5年以上大學
Overview: Site quality manager in Semiconductor fab manufacturing. Responsible for overseeing quality team and drive continuous improvement in fab quality. This position requires collaborating with various engineering teams within and outside fab to ensure best quality is delivered to our customers Key Responsibilities: • Manage a team of quality engineers. • Represent site management team. • Coordinate and represent all audits including IATF audit for TS16949. • Support customer returns and inquiries. • Champion scrap reduction initiatives. • Promote root cause culture. • Manage changes thru Change control process. • Focus statistical process control. • Enforce compliance to Diodes quality systems. Required Skills and Qualifications: • Bachelor's degree in electrical, chemical, or mechanical engineering. • Minimum 5 years of experience of management and semiconductor industry.
應徵
09/17
新竹市3年以上大學
1. 開發與維護長晶爐影像處理軟體 2. 設計與實作影像分析演算法(如:物件偵測、邊緣辨識、溫度分佈分析等) 3. 協助工廠導入 AI/ML 模型,進行製程優化與預測分析 4. 整合影像處理與 AI 模組至現有系統架構 5. 撰寫技術文件與測試報告 6. 與硬體、製程、設備團隊合作,進行系統整合與問題排除
應徵
10/14
新竹縣寶山鄉3年以上大學以上
1.客訴分析處理與協助廠內改善跟催 2.處理客戶生產加工上所遭遇的問題, 解決並提供協助與對策 3.協助集團公司處理產品可靠度驗證與客訴問題 4.產品可靠度驗證暨產品可靠度監控 5.協助改善可靠度作業流程 6.HTOL/bHAST/PTC burn-in board規劃 7.ISO文件/表單制定及修改 8.其它主管交辦事項
應徵
10/09
博盛半導體股份有限公司其他半導體相關業
新竹縣竹北市經歷不拘大學以上
1. 產品電性量測分析與測試報告產出 (MOSFET、DC-DC IC、AC-DC IC) 2. 產品規格書製作 3. 新產品單體與系統驗證 4. 協助客戶問題回覆(需跨部門合作以及客戶溝通)
應徵
10/15
新北市三重區3年以上碩士以上
1. Develop power device. 2. Design new device architectures and layout to meet customer's request. 3. Work closely with foundry team to reach mass production of the new process. 4. Device reliability judgment and analysis.
應徵
09/01
新竹市6年以上大學
1. Foundry co-work and contact window. 2. Handle co-development of power, MCU related applications , mass production & yield ramp up . 3. It's better with Foundry process integration or product experience.
應徵
10/11
緯創軟體股份有限公司電腦軟體服務業
新竹縣竹北市2年以上專科以上
【工作內容】 • 我們正在尋找具備先進製程經驗的 IC Layout 工程師,加入團隊後可以參與高階SoC /Analog IP 的實體實現,並負責以下工作: -Mixed-Mode FinFET Layout 設計與繪製,確保電路佈局在效能、面積與可靠性之間取得最佳平衡。 -進行 FinFET 製程相關的 DRC / LVS / ERC 驗證,確保設計符合法規與 Foundry 要求。 -熟悉 XRC & EM/IR 分析流程,進行可靠性評估,並針對潛在問題提出改善方案。 【職務條件】 • 必備條件:具備 FinFET 製程經驗,能獨立進行版圖設計與驗證。 -具備類比電路佈局經驗,了解電路特性與佈局考量,能與設計工程師密切合作。 -具備良好的溝通能力與團隊合作精神,能在專案時程內交付高品質成果。
應徵
09/16
新竹縣竹北市3年以上專科
1.新評估項目導入,稽核及品質相關會議安排與執行,有品質管理經驗佳。 2.具有客戶服務意識和了解客戶需求能力,能夠主動回應客戶並提供有效的解決方案。 3.廠商客戶品質問題的處理與回覆、後續的分析追蹤與執行。 4.撰寫與審核8D Report,具備英文撰寫能力及良好跨部門溝通能力,針對品質問題進行追蹤處理。 5.協同維護氣體鋼瓶及化學品更換,氣體及化學產品出貨與倉儲管理。 6.異常排除,緊急應變處理,需多元性發展以協助其他專案報告及設備相關維護活動。 7.主管交辦事務執行。
應徵
10/10
新竹縣竹北市經歷不拘大學
Job Summary: This position focus on production test engineering area of power management integrated circuits (Consumer, Industrial and Automotive ICs), you will be required to deeply utilize analog and digital circuits, as well as programming languages, statistics, to conduct diverse R&D projects involving hardware, software and procedures, aimed at ensuring the quality and cost optimization of production testing, and finally keep and strength competitiveness of our products. Essential Functions: - Analyze/optimize/develop component-level circuits and test program (mainly based on C/C++) for precision parametric measurements of analog and mixed- signal IC, and accordingly dispose the risky production tested chips and test system. - Analyze/Optimize production test cost, efficiency, capacity, smoothness by diverse approaches, including but not limited to test time optimization/reduction, multisite test solution development, test platform transfer, optimize/simplify test process. - Co-work with other departments to finish new product qualification work. Qualifications: - BS in Electrical/Electronic Engineering, Micro-Electronic, Automation, Instrument cience & Engineering or relevant. - Good knowledge on analog/digital circuit, programming language (minimum is C, C++ is more preferred). - Good communication skills in Chinese and English (reading & writing) - Willing to go to MPS Chengdu office for training twice/year (2 months/year in MPS Chengdu), the 1st training when on board will be 6 months in MPS Chengdu. - Working experience in power IC testing area is a plus. - Familiar with lab electronic instruments is a plus, like oscilloscope/multi- meter/power source etc. Location: - Hsinchu, Taiwan
應徵
10/14
台北市內湖區3年以上碩士
製程整合/元件開發
應徵
10/01
新竹市5年以上碩士以上
Please apply this role through https://careers.synopsys.com/job/hsinchu/r-and-d-engineering-sr-staff-engineer/44408/84900058096 Synopsys is looking for motivated Product Engineer to help design, develop and test state of the art Static Timing, Characterization and Library modelling tools. The primary focus of the Product Engineer is closely working with R&D team, to influence technologies/solution roadmaps and provide R&D team with accurate input from Field AEs, helping them focus on the most critical design challenges and help define solutions to critical problems. The engineer will work closely with Field AEs, ensuring overall consistency of end-to-end design and analysis flow to meet customer needs. The engineer will also work with Sales and Marketing teams to find and develop new markets, drive new tool evaluations and help customers with the adoption and continuous usage of Static Timing, Characterization and Library Modelling, thus enabling Chip Design customers achieve best Timing, Power and Characterization Goals. Synopsys’ existing and forthcoming tools offer an advanced transistor-level static timing characterization and library modelling solution that addresses the existing and emerging challenges in custom and memory design. They offer predictability and improved productivity to designers. Their concurrent timing, SI features and advanced variation aware analysis enables designers to accurately and quickly identify design issues early-on and avoid expensive late-finding of problems in silicon. Main responsibilities: • Drive new products and new product features that exceed customer needs. • Work with RnD to enable timely implementation of new products and features, and important bug fixes. • Provide consultation to prospective users and/or product capability assessment and validation. • Provide tool trainings to customers and Field AEs. • Provides technical expertise to sales staff through sales presentations and product demonstrations. • Assists the sales staff in assessing potential application of company products to meet customer needs and preparing detailed product specifications for the development and implementation of customer applications/solutions. Requirements: We are looking for an innovative, motivated, and dependable person, with at least BS degree and 8+ years of recent hands-on experience including: · Exceptional expertise in transistor-level analysis and debug circuit level issues for SRAM, RF, ROM memories and Standard Cells. · Good exposure to static timing concepts and CMOS engineering fundamentals. · Good knowledge of TCL and or other scripting languages. · Very good communication, social and leadership skills. Plus: · NanoTime or PrimeLib experience highly desirable.
應徵
09/12
桃園市龜山區經歷不拘碩士
【本職缺可透過104應徵,也歡迎直接至穩懋官方網站投遞,增加履歷曝光度】請至穩懋官方網站投遞個人履歷表,此職缺履歷登錄網址:https://www.winfoundry.com/WinTalentPool/JobRequirement/Edit/14 1. Perform DC/RF characterization, analysis, and modeling of semiconductor devices, including GaN, HBT, pHEMT, switches, diodes, and passive components. 2. Develop EM substrates for ADS and Microwave Office (MWO) simulation tools. 3. Operate measurement equipment such as probe stations, network analyzers (PNA), and DC power supplies. 4. Support design kit development and release.
應徵