4/25 Staff Design Verification Engineer
- Marvell_邁威爾科技有限公司
- IC設計相關業
- 新竹縣竹北市
- 6年以上
- 碩士
The Opportunity Central Engineering AMS-IP team provides leading-edge SerDes PHY solutions and other Analog Mixed-Signal IPs to support all Marvell products. Job Responsibilities: ASIC design engineer responsible for the design, verification and evaluation of digital circuits in high-speed data communication ICs. The candidate will be involved in verification plan development, test environment setup, modeling, testcase development and execution. He/She will be responsible for block and /or chip level verification. The responsibilities include but not limited to. * Improve the design methodology and flow. * Design verification for various type of SerDes IPs ranging from 10Gbps to 224Gbps data-rates for different applications. * Collaborate with Analog/DSP/Digital Design/FW/AE teams to deliver the competitive SerDes IP solutions for all the Marvell product lines. * Provide the support to the product teams, for both pre and post silicon