• 應徵你儲存的工作
找工作
找公司
  • 全部
  • 全職
  • 兼職
  • 高階
    • 派遣

  • 不想看到這個公司
  • 不想看到這個產業

  • 不想看到這個公司
  • 不想看到這個產業

  • 不想看到這個公司
  • 不想看到這個產業

4/22 類比IC設計工程師(高雄)

  • 高雄市前鎮區
  • 2年以上
  • 碩士

1)Product definition and architectural development. 2)System level and transistor level design and validation using Cadence design tools. 3)Layout supervision and verification. 4)Prototype evaluation. 5)Test development. 6)Product characterization and quality assurance including burn-in, latch-up and ESD. 7)Failure analysis and yield enhancement. 8)Product release to production

待遇面議 員工70人
  • 不想看到這個公司
  • 不想看到這個產業
0~5人應徵

4/20 FAE應用工程師

  • 高雄市鼓山區
  • 經歷不拘
  • 大學

1. 熟悉Power IC(PMIC) , Motor Driver IC 等相關應用。 2. 配合業務拜訪客戶 與 產品規格介紹。 3. 提供客戶技術應用 與 諮詢。 4. 售後服務支援。

待遇面議 員工15人
  • 不想看到這個公司
  • 不想看到這個產業
0~5人應徵

4/16 Senior DFT Implementation Engineer_Kaohsiung (Foreigners are welcomed to apply)

  • 高雄市前鎮區
  • 5年以上
  • 碩士

Job Contents: - Communicate with customers to provide suitable test architecture planning for project scope - Working with the APR team to ensure to correct DFT implementation (SCAN/MBIST/Boundary Scan) and timing closure(STA) - Provide LEC and SDC scripts for Formal Verification and Timing Constraint Check - Simulating and verifying the ATPG patterns - Support ATPG pattern debug on tester if need

待遇面議 員工100人
  • 不想看到這個公司
  • 不想看到這個產業
0~5人應徵

呃拍謝,搜尋結果好像很少

可以嘗試調整條件、或看看你專屬的推薦工作

推薦工作

4/22 類比IC設計資深工程師

  • 台北市大安區
  • 經歷不拘
  • 碩士

振生半導體股份有限公司 (Jmem tek) 專注於半導體相關矽智財,提供設計服務與硬體資安專利,保護硬體資訊安全。如果您希望參與一個充滿潛力和創造力的環境,歡迎您加入我們的團隊。 工作內容: • 混合訊號處理 (ADC, DAC, PLL) • 設計與開發PMIC相關電路 (Charge pump, LDO...) • 開發High power domain 電路與 core voltage domain 電路整合 • 晶片整合並完成晶片驗證與T/O 我們期望您具備的條件: • 有power相關電路開發經驗者。 • 3年以上工作經驗為佳。 • 有專案經驗者佳。 • 有Security IP (Ex: PUF, TRNG) 開發經驗者佳。 相關報導: 數位時代:陽明交大出身的Jmem Tek的硬體資安技術有何特別? https://meet.bnext.com.tw/articles/view/50065 DIGITIMES Asia報導:Chip startup JMEM TEK safeguards data security with hardware-software solution https://www.digitimes.com/news/a20221223VL202.html

6~10人應徵

4/23 Senior Mixed Signal Design Engineer (SerDes, High Speed) - Taipei/Hsinchu

  • 新竹市
  • 2年以上
  • 碩士

We are looking for a senior engineer to be part of the mixed-signal design team building next generation NVLINK. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. You will be responsible for the development and implementation of high speed interfaces, including TX/RX/Clocking/PLL. You will have hands on experience taking innovative integrated circuit designs at data rates of 50Gbps and higher from concept through silicon characterization. What you will be dong: - Define circuit requirements and complete design from schematic, layout, and verification to characterization. - Conduct schematic design of deep-submicron CMOS technologies using Spectre, Hspice or like. - Take responsibility for the architecture, transistor design and verification using industry standard EDA tools such as Cadence virtuoso. - Optimize circuit to meet the specifications for system performance. - Work with layout engineers by providing detailed floorplan and guidance for matching and high-speed routings. - Provide support for post-silicon bring-up and debugging. What we need to see: - Master of Science or foreign equivalent degree in Electrical Engineering, Computer Engineering or related field with strong analog design background. - Minimum 2 years analog design experience in industry - CMOS Analog / Mixed Signal Circuit Design Experience in deep sub-micron process (especially in FINFET) - Experience with design and verification tools (Cadence's IC design environment, analog circuit simulation tools like Spectre, HSpice, Finesim, XA) - Experience in crafting test bench environments for component and top level circuit verification - Behavioral modeling of analog and digital circuits - Strong debugging and analytical skills - Analog simulation for noise analysis, loop stability analysis, ac/dc/tran analysis, monte-carlo, etc. - Strong communication skills and ability & desire to work as a great teammate are huge plus. - All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability or protected veteran status.

待遇面議 員工18975人
6~10人應徵

4/25 【台南】電源IC/類比電路設計工程師

  • 台南市永康區
  • 經歷不拘
  • 碩士

1. 面板及手機應用的電源管理, 背光驅動晶片開發 2. 需求條件: 2-1. 可獨立完成Buck, Boost, Buck-Boost 等DC/DC電路設計 2-2. 可獨立完成Charge Pump, LDO, OP等類比電路設計 2-3. 熟悉Battery Charger, Battery Protector尤佳 2-4. 熟悉ADC(Sigma-Delta, SAR), PLL尤佳 【共創A+聯詠】 穩健踏實、專家精神、創造優勢 驅動科技、開發創新、引領未來 邀請優秀人才,共創A+聯詠

11~30人應徵
載入第1

檢視或訂閱條件

請登入my104會員中心

請選擇要取代的配對條件。

有新工作立即通知?

將本次搜尋條件儲存成工作配對,即可在「My104、手機App、E-mail」收到最新的工作通知。
資料處理中…