Key Responsibilities:
1. Verify mixed-signal and analog designs using test benches and assertion checkers.
2. Build reusable functional models, monitors, checkers and scoreboards using SystemVerilog and Verilog-AMS.
3. Understand the design and implementation, define the verification scope, develop the coverage-driven verification.
4. Write and execute test plan to verify a design in a timely manner.
5. Collaborate closely with internal product development teams and support analog and digital IP design
Qualifications:
1. Familiarity with RTL design principles
2. Familiarity with RTL language (VHDL / Verilog / System Verilog)
3. Some experience with RTL Simulators
4. Some experience with scripting languages (shell, Perl, Python)
5. Experience with System Verilog for verification is a major plus
6. Some experience with Matlab is a plus