【工作職責 (Responsibilities)】: ★ Build & innovate on high-speed analog/mixed-signal circuits such as PCIe/DDR/HDMI... transmitter and receiver in deep sub-micron CMOS technology for integration in SoC products. ★ Work with digital team on specification definition ★ Create behavior model for analog/digital evaluation ★ Compliance test for SerDes IP 【符合條件 (Qualifications)】: ★ Familiar with high speed SerDes specification ★ Familiar with IC/SoC design flow ★ Familiar with analog simulation flow ★ Experience SerDes analog blocks design ★ Must be good team player 【必須條件 (Minimum Qualifications)】: ★ Familiar with Audio analog IP design, such as Preamp/DAC/ADC (including SAR and DSM) 【優秀條件 (Preferred Qualifications)】: ★ Familiar with controller integration ★ Familiar with other baseband analog IP design, such as BGAP/LDO/XTAL/PLL, etc. ★ Familiar with ESD, Latch up, I/O ★ Familiar with layout flow
待遇面議
(經常性薪資達 4 萬元或以上)
Familiar Cadence Virtuoso, Spectre, AMS, and Linux/Unix OS. Long term target for Serdes IP designer requirement.
★ 分紅/配股 -員工配股 -員工認股 ★ 獎金/禮品類 -三節獎金 ★ 保險類 -員工團保 ★ 制度類 -介紹獎金 -核心價值觀獎勵辦法 ★ 請/休假制度 -週休二日 -特休 -彈休 -生日假 -陪產假 -育嬰假 -家庭照顧假 -女性同仁生理假 ★ 其他 -健康檢查 -特約商店 ★ 補助類 -結婚禮金 -生育津貼 -部門聚餐 -喪葬補助