Design CPU functional units. Responsibilities Defining micro-architecture of the functional units Writing RTL codes of the functional units Writing documents of the function units Working with cross-division teams to resolve functional, performance, power, and frequency issues related to the functional units Qualifications Available to start work three months after being hired. 3+ years of recent experience with Verilog logic design Knows CPU micro-architecture, e.g. instructions, pipeline, caches, MMU Knows power consumption of digital circuits Good communicator in verbal and writing in English
待遇面議
(經常性薪資達 4 萬元或以上)
未填寫
◆ 獎金/禮品類 1.年終獎金 2.三節獎金/禮品 ◆ 保險類 1.勞保 2.健保 3.員工團保 4.眷屬團保 5.意外險 6.職災保險 ◆ 休閒類 1.國內旅遊 2.部門聚餐 3.慶生會 4.社團活動 ◆ 制度類 1.績效獎金 2.完整的教育訓練 3.順暢的升遷管道 ◆ 請 / 休假制度 1.週休二日,彈性上下班。 2.提供優於法令之彈性休假,讓同仁自行安排運用。 3.特休/年假 4.陪產假/育嬰假 5.女性同仁生理假 ◆ 其他 1.健康檢查 2.特約商店 ◆ 補助類 1.生育津貼 2.停車費補助 3.勞退金提撥 4.伙食津貼