• Work on 22nm~6nm design implementation, methodology, and sign-off • Perform floorplan, power plan, place and route, timing closure, ECO • Requirement: - Hands on whole chip APR physical design from netlist to DRC/LVS tapeout - Familiar with Cadence Innovus & Synopsys ICC/ICC2 experience is required
待遇面議
(經常性薪資達 4 萬元或以上)
不拘
- Familiar with the DDR/NPU/SERDES are a plus. - Familiar with EDA tools and flow methodologies are a plus. - Familiar with the complex ASIC design process/Low power design is a plus. - Familiar with STA check and timing closure is plus. - Familiar with Physical Synthesis is a plus.
達發科技將人才視為公司最大的資產,對於員工的照顧不遺餘力,我們的福利制度優於同業,包含: 1. 勞保、健保、團保、退休金提撥及定期年度健檢。 2. 員工用餐補助、定期下午茶等多項生活福利。 3. 旅遊補助、生日禮金、婚喪喜慶補助、生育補助...等數種員工福利方案。 4. 年度教育訓練計畫、教育訓練補助,鼓勵同仁學習成長。 5. 週休二日,彈性上下班。 6. 提供優於法令之彈性休假,讓同仁自行安排運用。