1. MSEE is required.
2. Solid background in analog integrated circuits.
3. Knowledge of high speed serial link technology.
4. Familiar with SerDes PHY (USB, PCIE Express, SATA and Thunderbolt) and building block (DFE, CTLE, CDR, PLL and FFE transmitter).
5. Experience in design and simulation high speed transceiver is a plus.
We are currently seeking a talented Analog Design Engineer to join our team and participate in the development of Power IC for High-Performance Computing (HPC). The role will primarily involve working on the design and development of the following components:
1. PMIC (Power Management Integrated Circuit)
2. Multiphase VR (Voltage Regulator)
3. Buck/Boost/Buck-Boost Converters
4. eFuse (Electronic Fuse)
【在華邦,學習不設限,讓AI技術力與你的未來力同步成長!】
我們深信「人才永續」是企業創新的核心動能。華邦持續投資於數據素養與AI應用的培育,支持每一位人才掌握AI與數據應用的核心能力。
.內部學習平台提供超過4,000堂線上課程,其中包含近850堂資料科學、人工智慧、數據思維與程式技術等多元主題,支援彈性自主學習
.建立跨部門的 AI實作班與技術社群,定期舉辦研習與交流活動,讓知識轉化為實戰力
.完善數據應用學習資源,結合資料呈現(Power BI、Tableau)、資料處理(Python、JMP)、流程自動化(Power Automate、UiPath)、AI助手(Copilot),協助同仁有效以數據驅動決策與創新。
.搭配專業語言學習平台,提供學習補助與資源,鼓勵同仁持續進修,拓展國際視野
無論你是技術新秀還是資深專才,華邦鼓勵所有領域都能與AI結合,與國際接軌。持續精進、突破自我!
【邀請您將104履歷同步上傳至華邦官方網站,將使您的履歷優先被主管看見】職缺履歷登錄網址:https://bit.ly/415N4Pi
立即填寫完整履歷投遞華邦電子2025校園徵才職缺,將有機會讓你Win在起跑點、提早卡位!
華邦電子2025校園徵才-(竹北)研發類_類比IC設計研發工程師
工作地點:竹北辦公室(新竹縣竹北市文興路二段539號)
科系類別:電機電子工程相關
What you can do
IC設計工程師是產品研發階段的電路建築師,在幾毫米平方的晶圓上,設計具有儲存記憶功能的資料倉庫,與內部研發團隊合作,運用專業技術,於產品發展前期建立良好的電路基礎,滿足客戶需求。在物聯網、人工智慧、大數據的世界裡,IC設計成為這股潮流中重要的一環,華邦的IC設計團隊由多國籍的專業designer組成,透過與全球高手互動,教學相長,提供客戶最高品質的服務,實現設計的專業與理想。
Who we look for
IC設計歡迎任何能透過清晰思考、分析解決問題,於工作中發揮團隊戰力並展現創意,擅長專案管理的高手成為我們的夥伴,協助制定專案計畫並達成任務目標。如果你具有電機電子背景,歡迎加入IC設計團隊,與全球高手一同聰明且效率的工作。
Job description
Join our innovative team specializing in cutting-edge embedded memory solutions. We are seeking Analog Circuit Engineers to play a key role in the design and development of high-performance embedded DRAM and associated peripheral circuits.
In this position, you will be responsible for the complete cycle of DRAM circuit design and simulation verification. Your tasks will involve developing novel circuit topologies, transistor-level design, optimizing performance metrics, and ensuring robust functionality through extensive simulations using industry-standard EDA tools.
Required qualifications include a strong technical background in Electrical Engineering, Electronics Engineering, Computer Engineering, Physics, or a closely related field. Candidates must possess demonstrated, significant experience in DRAM circuit design and comprehensive simulation verification methodologies.
Ideally, candidates will have proven design experience in specific DRAM-related circuit blocks, including but not limited to:
Row and Column Decoder circuits
Control path logic
DC-DC converters, Charge Pumps, and Bandgap References
Delay Locked Loops (DLLs) and Phase Locked Loops (PLLs)
Negative voltage generators (NVG) and other critical peripheral circuits
This is an excellent opportunity to contribute to state-of-the-art embedded memory designs in a dynamic, collaborative environment. If you are a skilled analog designer passionate about solving complex challenges in DRAM circuitry, we encourage you to apply and help shape the future of embedded memory technology.
【產品範疇】
1.Touch panel controller
2.TDDI
【工作內容】
1.Analog front-end design
2.ADC design
3.Switched-capacitor circuit design
4.負責layout floorplan規劃,與layout工程師合作完成相關驗證
【需求條件】
1.Device physics knowledge applied to analog IC design
2.Familiar with analog IC design flow
3.Familiar with Hspice or Spectre
Job desicription:
Our Design Team specializes in the challenging field of Non-Volatile Memory (NVM) IC circuit design. We are actively seeking an experienced Analog Circuit Design Engineer to contribute to our cutting-edge developments in embedded NVM solutions and surrounding circuitry.
As a key member of our team, you will be responsible for the design, verification, and debugging of essential analog building blocks like Bandgap references, LDOs, and Charge Pumps. A significant part of your role will involve designing critical memory peripheral circuits for NVM IP and test chips, including Array interfaces, Decoding logic, and Sense Amplifiers.
Your responsibilities will span the design lifecycle, from contributing to IP specifications and core circuit design to ensuring performance through layout optimization and comprehensive corner simulations of NVM IPs. We are looking for candidates with proven expertise in analog circuit design, ideally with prior experience in embedded memory or NVM technologies.
If you are an experienced analog designer eager to tackle complex challenges in non-volatile memory, we encourage you to apply and help shape the future of memory technology.
Hands-on experience in the design and development of at least one of the following analog circuits: ADC, DAC, PGA, high-speed analog driver, PLL, or SerDes.
1. Main responsibility is to design analog IPs in MCU such as adc/dac, pll, osc, por, ldo
2. 具備DC-DC Converter, Buck相關電路設計
2. Responsible for analog IP design, verification plan, test plan, document
3. Communicate with system, layout and digital engineer to ensure high quality
---------------------------------------------------------------------------------------
雅特力科技創立於2016年,為智原科技子公司。
【Artery雅特力】即將在台上市的IC設計公司,主要產品為32bit ARM core base MCU
公司網址:https://www.arterychip.com
關於雅特力:https://www.104.com.tw/company/1a2x6blojm