「Sr. DFT Engineer」的相似工作

1. Project execution: DFT structure design and test pattern generation 2. Flow support: DFT flow enhancement and automation 3. ATPG related task and chip debugging support

【工作內容】 • Work with team members and apply current functional verification techniques to perform and improve pre-silicon verification quality and product Time to Market • Provide the technical leadership to the DV team for the project • Work independently on various DV tasks and provide technical guidance to the DV team. • Be involved technically in the porting/creation of the DV environment for the new design, block and chip level test plan creation and implementation, coverage analysis, and regression cleanup 【職務條件】 • Master’s degree in Electrical Engineering, Computer Science, or related. • Good understanding of ASIC design verification flow. • RTL coding with Verilog/System Verilog and familiar with front-end design flow and C/C++ programming experiences. • Knowledge of Perl, OVL, SVA, SV, UVM, OVM, script programming, etc. 【其他條件】 • MSEE with a minimum of 5 years, or BSEE with a minimum of 8 years of experience in digital ASIC/SOC design verification • MS/BS degree in EE or CS with expertise in digital IP/SOC design verification.

若有興趣者，請務必上傳英文履歷至官網,否則不予受理(職缺代碼12936): https://careers.synopsys.com/job/hsinchu/r-and-d-engineering-staff-engineer-zebu-12936/44408/87200702592 We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. You Are: A highly skilled engineer with a deep understanding of simulation, emulation, and compiler technologies. You bring extensive experience with HDL languages like Verilog and have previously worked with VCS and ZeBu platforms. Your proficiency in programming languages such as C/C++ is complemented by a strong grasp of data structures and algorithms, including graph theory. You excel in designing modular, scalable software architectures and optimizing software performance through multi-threading and operating system concepts. Your familiarity with version control systems like Perforce and Git enables you to manage code efficiently and collaborate seamlessly with other teams. You are an effective communicator, able to convey complex technical concepts clearly and work collaboratively in a dynamic environment. Your passion for technology drives you to stay updated with industry trends, and you actively mentor and guide junior engineers, fostering a culture of continuous learning and innovation. What You’ll Be Doing: 1.Designing and developing high-performance software for Synopsys' simulation and emulation platforms, including VCS and ZeBu. 2.Collaborating with cross-functional teams to enhance product capabilities and performance. 3.Conducting comprehensive research and analysis to address complex engineering challenges. 4.Leading project initiatives, ensuring timely and high-quality deliverables. Mentoring junior engineers and fostering a culture of continuous learning and innovation. 5.Integrating new technologies and staying abreast of industry trends to drive continuous improvement. The Impact You Will Have: 1.Enhancing the performance and reliability of emulation platforms used for cutting-edge silicon chips. 2.Driving the development of next-generation simulation and emulation tools. 3.Improving the usability and adoption of Synopsys products across various industries. 4.Contributing to a collaborative and innovative engineering culture within the team. 5.Advancing the future of technology and connectivity through continuous innovation. 6.Delivering high-quality, performance-optimized software solutions that elevate Synopsys' success. What You’ll Need: *CS or EE master's degree or above at least five of relevant experience. *Proficiency in programming languages: C/C++. *Strong understanding of data structures and algorithms, including graph theory. *Experience with hardware description languages like Verilog and scripting languages like TCL. *Prior experience with HDL simulation and emulation platforms, including VCS and ZeBu. *Familiarity with version control systems like Perforce and Git. *Ability to design and implement modular, scalable software architecture. *Proficiency in multi-threading and operating system concepts for software *performance optimization. Who You Are: A proactive and innovative thinker with a passion for technology. A collaborative team player who thrives in a dynamic environment. An effective communicator with strong interpersonal skills. A mentor and leader who inspires and guides junior engineers. A continuous learner who stays updated with industry trends and advancements.

Job Description: Microchip’s Wireless Solutions Group is seeking a FPGA engineer to support SOC development for our next generation, mixed signal, wireless products. The role will focus on the areas of RTL design, FPGA synthesis and FPGA system bring-up, debug and validation. It will require a proactive candidate with a proven record of success in cross functional and cross site team environments. Key Responsibilities: • Collaborate with the design team to develop and optimize the RTL for FPGA , ensuring its efficiency and functionality. • Conduct FPGA synthesis using industry-standard tools to transform RTL code into a target FPGA device. • Assist in the initial bring-up of the FPGA system, ensuring proper functionality and identifying and resolving any issues that may arise. • Perform through testing and validation of the SOC design, both at the RTL level and in the FPGA implementation, and resolve any bugs or issues that are discovered. • Collaborate closely with the FW (Firmware), Validation, and RF teams to successfully carry out FPGA system bring-up, debug, and validation activities.

1. 參與公司數位後段設計 之產品開發 2. 熟悉與維護 並參與 新流程之開發

Position Description Develop PEGASUS/PVS DRC, FILL, LVS, LPE rule decks and RCX flow for worldwide foundries. Manage onsite technical qualification to ensure both PEGASUS/PVS decks and tools are officially qualified by foundries. Collaborate closely with early adoption customers to track and resolve product issues Establish communication channels with R&D to capture customer needs and requirement spec. Work with R&D to enhance and improve PEGASUS/PVS, positioning it as a leading edge Physical Verification tool Position Requirements B.S. in Electrical Engineering (EE), Computer Science (CS), or related area (or equivalent) and 3 - 5 years of experience with Physical Verification tool support/development OR M.S. in EE or CS, or related area (or equivalent) and 1 - 3 years of experience with Physical Verification tool support/development Profound knowledge with Foundry Design Rules and semiconductor fabrication process Ability to develop PEGASUS/PVS rule deck for worldwide foundries, ensuring quality, performance, and compliance with schedules and qualification requirements. Proficiency in TCL and PERL scripting is required Strong English communication skills. Software development experience preferred; familiarity with Cadence SKILL programming is a plus. Experience with IC design and CAD support is advantageous.

Responsibilities: • Develop integrated verification environment. • Verify designs with system verilog and system verilog assertion. • Build, maintain and upgrade testbenches and their components using UVM-based methods. • Check functional coverage and code coverage • Create controlled random testcases. Pre-debug and provide debug reports. • Scripting experience using scripting languages like Perl and Python.

✅About the job This role seeks a highly driven individual to collaborate with Skymizer's clients in effectively integrating and utilizing Skymizer LPU IP within their ASIC SoCs/systems for cutting-edge products. This position presents exciting opportunities to engage with cutting-edge Skymizer IP and the latest industry standards alongside industry-leading clients. ✅Key Responsibilities Key responsibilities include providing technical guidance to clients throughout their SoC development process to overcome integration challenges, conducting integration reviews, and offering support during silicon/system bring-up and troubleshooting phases. • Resolving complex technical challenges related to homogeneous and heterogeneous multi-core processors. • Providing technical support to customers utilizing Skymizer LPU IP and SoC platforms. • Guiding customers in transitioning to the latest generation of processors and optimizing their usage. • Creating and publishing technical articles, application notes, and white papers. • Conducting hardware benchmarks on Skymizer LPU and SoC platforms. The candidate who is familiar with software benchmarking is a plus. • Communicating customer feedback on emerging IP requirements to Skymizer's Research & Development and product teams. ✅Qualifications Working experience in any of the following areas: • ASIC/SoC design flow and FPGA prototyping • Large Language Model frameworks • Familiarity with industry-standard IP and protocols (NoC, CMN, DDR/HBM, PCIe/CXL, UCIe) • CISC/RISC/SIMD/VLIW/CGRA/GPU processor architectures is a plus • Audio/VIdeo/Speech DSP IP is a plus • Programming for SoC systems • Hardware digital design using Verilog or SystemVerilog • Familiar with EDA tool including Verdi, VCS, nWave, PTPX, DC ✅Nice to have • Hands on RTL / FPGA design and debugging. • Exceptional debugging and troubleshooting abilities, with proven experience in identifying and resolving customer issues across both hardware and software domains (e.g., system integration, performance optimization, compatibility, and usability). • A creative and results-driven approach with the ability to effectively manage multiple projects simultaneously. • Excellent verbal and written communication skills in English, enabling seamless interaction with global customers. • High levels of self-motivation and a strong sense of personal responsibility.

通嘉致力打造工作/生活/健康兼具的職場環境，歡迎加入展開「通嘉就是你家」旅程! 本職務負責工作如下： 1.測試工程開發驗證 (PD、Mixed Signal產品) 2.工程轉量產及轉廠驗證 3.量產異常分析及排除 4. RMA測試分析與資料彙整 5.測試工程最佳化專案規劃與導入

• 負責Display Driver IC (DDI/TDDI) 數位電路設計、模擬與驗證 • 參與數位電路架構設計與規格制定 職位要求: • 熟悉 Verilog、C/C++、Perl、Python、TCL 等程式語言 • 熟悉 Digital IC Design flow、RTL coding • 熟悉 Front End Design flow、邏輯合成(Synthesis)、時序分析(STA)、形式驗證工具(Formal) • 具面板驅動相關IP設計經驗佳 (1) High Speed Interface (LVDS/MIPI/eDP) (2) TCON (3) Image Processing (DSP) (4) MCU Controller (5) FPGA Implement 學位要求: 電機、電子、光電相關科系碩士學位

★系統單晶片設計助理工程師 1. 協助執行IC設計前端相關的數位合成 (Tool: Fusion Compiler, Genus) 2. 利用C相關程式優化工作流程 => 同下 3. 協助開發IC => 利用C語言,tcl script工作流程自動化,讓tools自動撈相關report及執行好分析 4. QC => 跑LEC tools確認synthesis合成與RTL是對的 5. C語言 => 須具備寫程式的能力,像基本資料分類,或寫出數學運算公式,利用程式語言方便做大量資料分析 6. 執行STA分析 (Tool: PrimeTime) 7. 協助整理及分析各項report ★ IC 實體設計助理工程師(APR) 1. 在區塊層級的實體實作中進行 R2G（Ready to GDS）流程。 2. 協助進行 DRC（設計規則檢查）/LVS（佈局與電路比對）/ANT（天線效應）/ERC（電氣規則檢查）驗證。 3. 協助 EM（電遷移）/IR（電壓降）結果修正。 4. 負責先進製程（2nm/3nm/4nm）的 Netlist-to-GDS（從電路網表至最終佈局圖）流程： a. 使用 Innovus 完成 floorplan、preCTS、postCTS、postRoute 各階段： 　i. 檢查 floorplan 品質，包括電源架構、SRAM 擺放、端點填充元件（endcap cells）、接地井元件（welltap cells）、電源開關元件（power switch cells）等。 　ii. 檢查 preCTS 階段品質，包括壅塞/溢出情況、元件密度、設定時間違規（setup violation）、漏電比率（leakage ratio）。 　iii. 檢查 postCTS 階段品質，包括壅塞/溢出情況、元件密度、設定/保持時間違規（setup/hold violations）、漏電比率。 　iv. 檢查 postRoute 階段品質，包括 DRC、金屬短路、設定/保持時間違規、漏電比率。 b. 檢查 IR 違規報告並修正： 　i. 分析 IR 違規原因，包括靜態 IR、動態 IR、電源 EMI、訊號 EMI。 　ii. 修正這些違規的方法。 c. 檢查 DRC/LVS 報告並修正： 　i. 分析實體驗證違規原因，包括 DRC、LVS、ANT。 　ii. 修正這些違規的方法。 ★ 員工福利 獎金與補助：提供年終獎金、三節禮金，午餐與晚餐費補助。 保險制度：完善的團體保險保障。 工作氛圍：穩定合作的工作環境，重視員工學習與成長。 員工關懷：定期舉辦員工聚餐與交流活動，增進團隊凝聚力。"

【測試系統開發】 1. ATE韌體開發設計(FPGA/Verilog) 2. 驅動程式撰寫，調校韌體 3. 系統整合設計／調校 4. 其他臨時交辦事項 【薪資說明】 依照學經歷及技能核薪，上限可再調整

Job Description: In this position the individual will develop test environment, test plan, and test cases based on the product specification and related industrial standards. The individual will require initiating a test plan review with the team and updating the test plan accordingly. The candidate will require executing and developing the test cases based on test plan, debugging and reporting the test result to achieve full function coverage goal. The individual will require developing ASIC bench functional test programs and doing ASIC bring-up and ASIC bench testing. The ideal individual must have proven ability to achieve results in a fast moving, dynamic environment. The candidate must have ability to coordinate priorities and initiatives and clear communication skill.

請務必投遞官網(13021): https://careers.synopsys.com/job/hsinchu/applications-engineering-staff-engineer/44408/87733350400 You Are: You are an innovative and resourceful engineer with a deep curiosity for solving complex technical challenges at the intersection of hardware and software. With a strong foundation in Electronic Engineering, Computer Science, or a related field, you are adept at leveraging your programming expertise—whether in Python, Tcl, Perl, or similar languages—to streamline and enhance engineering workflows. Your experience within UNIX/Linux environments equips you to navigate high-performance computing scenarios with ease. You thrive in collaborative, cross-functional teams and are energized by the opportunity to work closely with top-tier foundry partners and leading fabless companies. Your keen understanding of physical verification flows—such as DRC, LVS, PERC, FILL, and DFM—sets you apart, and you are eager to deepen your expertise in SoC physical design enablement, process effect analysis, and signoff. You are detail-oriented, capable of producing clear technical documentation, and communicate with clarity and empathy across diverse audiences. What You’ll Be Doing: 1.Delivering advanced physical verification solutions (DRC/LVS/PERC/Fill) for top-tier foundries and key fabless customers, ensuring high-quality silicon signoff. 2.Developing and validating process design kits (PDKs) and verification methodologies in collaboration with R&D and customer teams. 3.Partnering with R&D to innovate and improve Synopsys tools and flows, contributing to the evolution of physical verification technologies. 4.Providing hands-on customer support, troubleshooting issues, and delivering timely resolutions that enhance customer satisfaction and product adoption. 5.Coordinating with internal teams, including product managers and end-users, to align on best practices and ensure seamless integration of new technologies. 6.Documenting technical solutions, validation methods, and customer workflows for knowledge sharing and process improvement. 7.Staying up to date on industry trends and applying new insights to continuously optimize verification processes and tools. The Impact You Will Have: Accelerate the adoption and success of Synopsys physical verification products in leading-edge semiconductor manufacturing processes. Drive the development of robust PDKs and methodologies that enable customers to achieve first-time-right silicon. Enhance the quality and reliability of Synopsys verification tools through direct feedback and collaborative innovation with R&D teams. Strengthen Synopsys’ reputation as a trusted partner to top-tier foundries and fabless customers worldwide. Facilitate faster product cycles and reduced time-to-market for customers by delivering efficient and effective signoff solutions. What You’ll Need: BS or MS degree in Electronic Engineering, Computer Science, or a related field. Proficiency in at least one programming language, such as Python, Tcl, or Perl. Hands-on experience with UNIX/Linux environments and command-line tools. Familiarity with physical verification flows (DRC, LVS, PERC, FILL, DFM) and understanding of complex layout/electrical design rules. Strong investigative, analytical, and problem-solving abilities, with a passion for learning new technologies. Ability to produce clear, concise technical documentation and validation reports. Prior knowledge of tool/runset development/support and experience with SoC physical design is a plus.

1. 數位設計電路開發與維護。 2. SoC系統設計電路開發與維護。 3. 數位設計與晶片系統設計技術諮詢。 4. 其它主管交辦事項。

【職務內容】 1. 為客戶提供 ESD/surge 防護技術培訓，並指導客戶如何在各個端口設計適當的防護方案 2. 拜訪客戶進行溝通討論，並推薦合適產品及尋找新的應用專案 3. 針對客戶的實際測試需求，提供客戶可順利量產的 ESD/surge 防護整改方案 【需求條件】 - 電子電機相關科系畢業，無經驗者亦可(但須具備基礎電子學及電路學知識)，對於技術學習與挑戰充滿熱情。 【這裡的你】 我們需要的是具有熱情的問題解決者，能夠在面對技術挑戰時保持積極主動，並具備與客戶建立信任的溝通能力。如果你對電子技術有濃厚興趣，並希望在充滿挑戰的工作中持續成長，這就是屬於你的舞台！ #FAE工程師，挑戰技術的同時，掌握市場的脈動。來吧，加入我們，成為這個充滿機會與成就的職涯角色！

Responsible for digital IP coding and micro-architecture design of low-power, high-performance LLM inference accelerators. Drive mapping of lightweight frameworks such as llama.cpp onto NPU, plan compute/memory subsystems, and optimize quantization & KV-cache for production-ready LLM SoCs. Write RTL specs and guide DV plans and P&R convergence for PPA targets. 1. 研讀規格。 2. IC數位邏輯線線路的研發設計。 3. IC數位邏輯線路模擬與合成。 4. FPGA的合成規劃與測試驗證。 5. IC的靜態時序分析 (Static Timing Analysis)。 6. IC佈局後的線路模擬。 7. 撰寫IC規格設計書。 8. IC的除錯與工程變更修改。 9. 協助系統應用部門的進行IC驗證版的規劃。

1、IC驗證。 2、OLT,ESD,CE/FCC測試。 3、文件整理製作。 4、程式維護。

⚠️特別說明：此職位需on-site在新竹清大創新育成中心辦公室，無提供遠端工作條件。 ✅主要職責： 1. 高效能記憶體子系統（DDR/LPDDR Subsystem）之整合、開發與驗證。 2. 參與GenAI SoC設計，包括架構規劃、RTL設計、模擬與驗證。 3. 配合後端設計團隊，進行時序分析與設計優化。 5. 進行設計文件撰寫與維護，確保設計過程符合公司開發流程。 6. 針對客戶需求，進行系統分析與客製化設計開發。 ✅基本要求： 1. 電機、電子、資訊工程相關科系畢業，學士以上學歷。 2. 具備5年以上數位IC設計經驗。 3. 熟悉 DDR PHY 架構、控制器、timing calibration與 training 流程 4. 熟悉SoC Bus Fabric設計，具備AXI、AHB等匯流排介面經驗。 5. 熟悉RTL設計 (Verilog / System Verilog)。 6. 了解前端設計流程，包括模擬、合成、時序分析等。 7. 良好的問題分析能力，具備團隊合作精神。 ✅加分條件： 1. 有參與過 LPDDR Subsystem Integration與Silicon Tape-out 並成功量產 2. 熟悉 Synopsys LPDDR、Cadence GDDR IP/Subsystem 3. 熟悉 UPF、低功耗設計流程 4. 熟悉 DFT 、Scan、BIST ✅ Why Join Us 1. 與頂尖技術團隊共事，參與高效能 AI/高速記憶體解決方案開發 2. 自主創新文化，提供技術發揮與產品影響力兼具的工作環境

(1)Circuit Design. (2)Circuit Simulation. (3)Layout Verification. (4)Silicon verification and debugging. (5)Transfer design to production.