104工作快找APP

面試通知不漏接

立即安裝APP

「類比IC設計工程師(M-PHY)」的相似工作

M31 Technology Corporation_円星科技股份有限公司
共500筆
09/01
新竹縣竹北市3年以上碩士以上
【成為円星人】 円星科技由一群專業與充滿熱情的夥伴創立於2011年,為積體電路矽智財設計服務業之新秀,秉持著『成為半導體業最值得信賴之IP公司』的願景,追求永續經營與成長。 誠摯歡迎您成為円星人,加入我們,站上國際舞台! 一起共同打拚,以精品文化之精神,創造價值,追求卓越! 【職務簡介】 M31主要業務為向 IC 設計業者和晶圓代工廠授權 IP,此職務為負責高速介面 IP(High Speed Interface IP), 包含USB. PCIE, MIPI MPHY, CPHY, DPHY等SERDES IP和類比 IP(Analog IP), 包含ADC, DAC, PLL, PVT sensor的類比IC設計工程師職缺。 【將負責的工作內容】 1. Mixed-Signal & Analog Circuits Design (LDO, OPA, Bandgap, ADC/DAC, etc) 2. High Speed Interface Analog Design (TX, RX, etc) 3. Clocking related:PLL/CDR 【條件與特質】 1. 有類比IC設計工程師相關工作經歷3年以上 2. 電機電子/資訊工程碩士畢業 如果您有以上相關經驗且對此職缺有興趣,歡迎投遞您的履歷!
應徵
09/01
新竹縣竹北市經歷不拘碩士以上
1. SAR ADC / Current steering DAC/ SDM ADC/ DAC related 2. Analog Baseband related 3. 據有類比整合相關經驗佳
應徵
09/02
新竹縣竹北市5年以上碩士以上
1.Analog front-end design 2.ADC design(Pipelined, SAR, Delta-sigma ADCs) 3.Switched-capacitor circuit design 4. Low EMI techniques 5. Mixed-signal system integration & modeling 6.負責layout floorplan規劃,與layout工程師合作完成相關驗證
應徵
09/01
新竹縣竹北市2年以上碩士
Hands-on experience in the design and development of at least one of the following analog circuits: ADC, DAC, PGA, high-speed analog driver, PLL, or SerDes.
應徵
08/28
新竹縣竹北市3年以上大學以上
******以下有兩個不同的職位****** 【Analog IC Designer (DRAM IO) - 竹北】 工作內容 1. IO 設計. 2. DDR RX/TX 設計. 3. DDR 類比. 4. 擁有 DRAM IO 設計經驗,有 DDR5 以上經驗者尤佳。 擅長工具: HSPICE、Python、Laker、ADP、Custom Compiler 1. 學習過電子學、電磁學、電路學、工程數學等基本課程且成績優良。 2. Familiar with Analog Circuit Design 【 Analog IC Designer (Integration) - 竹北】 工作內容 1. Analog IP top integration, including projects of SSD/UFS/eMMC/SD 等。 2. 基本類比電路設計概念,例如 LDO、DCDC、BANDGAP、Voltage Detector 或 PLL、ADC 等。 3. 協助故障樣品分析與 IC 測試。 其他條件 1. 熟悉量產相關知識與經驗者佳。 2. 類比設計經驗超過 3 年。
應徵
09/01
新竹市經歷不拘碩士以上
Job desicription: Our Design Team specializes in the challenging field of Non-Volatile Memory (NVM) IC circuit design. We are actively seeking an experienced Analog Circuit Design Engineer to contribute to our cutting-edge developments in embedded NVM solutions and surrounding circuitry. As a key member of our team, you will be responsible for the design, verification, and debugging of essential analog building blocks like Bandgap references, LDOs, and Charge Pumps. A significant part of your role will involve designing critical memory peripheral circuits for NVM IP and test chips, including Array interfaces, Decoding logic, and Sense Amplifiers. Your responsibilities will span the design lifecycle, from contributing to IP specifications and core circuit design to ensuring performance through layout optimization and comprehensive corner simulations of NVM IPs. We are looking for candidates with proven expertise in analog circuit design, ideally with prior experience in embedded memory or NVM technologies. If you are an experienced analog designer eager to tackle complex challenges in non-volatile memory, we encourage you to apply and help shape the future of memory technology.
應徵
08/20
桃園市龜山區經歷不拘大學以上
*大學月薪33800元 / 碩士月薪38600元 1.申請與執行研究計畫。 2.負責報帳、經費申請、物品建檔等行政工作。 3.操作並維護計劃或實驗相關的設備與儀器。 4.協助資料收集和資料分析。 5.編輯、撰寫計畫報告書。
應徵
09/01
新竹縣竹北市1年以上碩士以上
Analog IC design (A) Power Management(SMPS, Buck, Boost, LDO, Battery Charger), (B) Analog Circuit Design
應徵
09/01
新竹市經歷不拘碩士以上
Job description Join our innovative team specializing in cutting-edge embedded memory solutions. We are seeking Analog Circuit Engineers to play a key role in the design and development of high-performance embedded DRAM and associated peripheral circuits. In this position, you will be responsible for the complete cycle of DRAM circuit design and simulation verification. Your tasks will involve developing novel circuit topologies, transistor-level design, optimizing performance metrics, and ensuring robust functionality through extensive simulations using industry-standard EDA tools. Required qualifications include a strong technical background in Electrical Engineering, Electronics Engineering, Computer Engineering, Physics, or a closely related field. Candidates must possess demonstrated, significant experience in DRAM circuit design and comprehensive simulation verification methodologies. Ideally, candidates will have proven design experience in specific DRAM-related circuit blocks, including but not limited to: Row and Column Decoder circuits Control path logic DC-DC converters, Charge Pumps, and Bandgap References Delay Locked Loops (DLLs) and Phase Locked Loops (PLLs) Negative voltage generators (NVG) and other critical peripheral circuits This is an excellent opportunity to contribute to state-of-the-art embedded memory designs in a dynamic, collaborative environment. If you are a skilled analog designer passionate about solving complex challenges in DRAM circuitry, we encourage you to apply and help shape the future of embedded memory technology.
應徵
08/26
新竹市經歷不拘碩士以上
USB Type-C PD/E-marked IC design
應徵
08/28
新竹縣寶山鄉經歷不拘碩士以上
1.ADC/LVDSTRX/LVDSTX/MIPIRX/MIPITX/DC2DC/LDO/Charger/Power IC 2.類比電路特性量測 3.Analog/Mixed signal integrated circuit design
應徵
08/22
新北市中和區3年以上碩士以上
1、Mixed signal IC design and verification 2、Familiar with analog circuit designs including OPAMP/PGA, Analog active filter, ADC, DAC, level shifter, CDR, charge pump, PLL, bandgap reference 3、Co-work with board-level designers to analyze power and signal integrity of PCB. 4、Transmit signal & Noise characterization and analysis 5、Experience Preferred: 3-year work experience in the following fields High-speed serdes TX/RX application Pipeline ADC / SAR ADC 6.、Master or Ph.D. degree in EE
應徵
08/27
台北市南港區2年以上碩士以上
1. CMOS影像感測器之Pixel, ADC, DAC, PLL等類比電路設計開發 2. 混合式訊號嵌入式設計, 低電壓、省電、低雜訊之類比IC設計者尤佳
應徵
07/28
新竹縣竹北市3年以上碩士以上
專長為RF/類比IC電路(LDO, OP, charge Pump, DC/DC converter,PA/LNA bias design)設計及測試,具有量產經驗為佳。
應徵
08/26
新竹市經歷不拘碩士以上
High speed interface serdes design(USB/HDMI/PCIe)
應徵
09/02
新竹市5年以上大學以上
1.Design and maintain analog circuits 2.Survey and maintain design processes 3.Survey and maintain design tools and flow 4.Help training junior engineers 5.Debugging and measuring chip
應徵
08/27
新竹縣竹北市3年以上碩士以上
We are looking for a proactive and challenge-driven engineer to join our memory design team. This role primarily focuses on gate-level simulation and functional verification to ensure product quality and alignment with specifications. 【Key Responsibilities】 1. Memory circuit design and verification. 2. Gate-level verilog simulation against to the datasheet. 3. Failure mode analysis. 【Qualifications】 1. Experience in SRAM, DRAM, or other memory product design. 2. Solid understanding of digital circuit design and Verilog HDL. 3. Experience with simulation and debugging, able to work independently. 4. Hands-on experience in failure mode analysis is a plus. 5. Deep RTL design experience is not required, but strong gate-level simulation and verification skills are essential.
應徵
08/18
新竹縣竹北市經歷不拘碩士以上
RF及類比IC設計與整合: (1) VCO, PLL (2) PA, LNA, Mixer
應徵
09/02
新北市泰山區3年以上碩士
記憶體Receiver 和 OCD (I/O 電路) 設計
應徵
09/01
新竹縣竹北市3年以上大學
【成為円星人】 円星科技由一群專業與充滿熱情的夥伴創立於2011年,為積體電路矽智財設計服務業之新秀,秉持著『成為半導體業最值得信賴之IP公司』的願景,追求永續經營與成長。 誠摯歡迎您成為円星人,加入我們,站上國際舞台! 一起共同打拚,以精品文化之精神,創造價值,追求卓越! 【職務簡介】 M31主要業務為向 IC 設計業者和晶圓代工廠授權 IP,此職務為負責Foundation IP類別之應用技術支援工程師職缺。 【將負責的工作內容】 1. 主領域為負責Foundation IP類別如Standard Cell Library, Memory, I/O Library。 2. Pre-Sale Engagement: 需瞭解與熟悉Foundation IP產品與應用,對Fabless客戶的IP需求,提供合適的架上產品介紹或是引導客製化規格訂製。 3. Post-Sale Support: 對Fabless客戶提供售後技術支援與服務。 4. 需負責Project專案管理: 依據合約milestone追蹤專案進度 ; 協助釐清客戶端issue與問題回報。 5. 在處理客戶回饋(VOC)時,需協助釐清客戶訴求或期待,以提升產品品質與競爭力。 6. 需要能夠注重細節,精通溝通技巧、換位思考,致使專案管理與客戶問題反饋上,在客戶與內部團隊之間協助有效率地傳達與處理每個問題。 7. 需外語能力,支援全球客戶;需配合出差。 【條件與特質】 1. 熟悉半導體製程。 2. 具備半導體、IC、Silicon IP、或EDA Tool客戶服務經驗。 3. 具備技術服務、業務支援等經驗。若有IP/IC設計與服務經驗更佳。 4. 擁有良好的溝通、協調與執行能力 5. 英文聽說讀寫流利。 6. 熟悉IC設計流程,IP使用,協助客戶解決技術問題。 7. 有相關工作經歷3年。 8. 電機/電子/資訊工程碩士畢業。 如果您有以上相關經驗且對此職缺有興趣,歡迎投遞您的履歷!
應徵