「《DD-05》數位驗證工程師」的相似工作

【工作內容】 • Work with team members and apply current functional verification techniques to perform and improve pre-silicon verification quality and product Time to Market • Provide the technical leadership to the DV team for the project • Work independently on various DV tasks and provide technical guidance to the DV team. • Be involved technically in the porting/creation of the DV environment for the new design, block and chip level test plan creation and implementation, coverage analysis, and regression cleanup 【職務條件】 • Master’s degree in Electrical Engineering, Computer Science, or related. • Good understanding of ASIC design verification flow. • RTL coding with Verilog/System Verilog and familiar with front-end design flow and C/C++ programming experiences. • Knowledge of Perl, OVL, SVA, SV, UVM, OVM, script programming, etc. 【其他條件】 • MSEE with a minimum of 5 years, or BSEE with a minimum of 8 years of experience in digital ASIC/SOC design verification • MS/BS degree in EE or CS with expertise in digital IP/SOC design verification.

對以下項目有相關經驗，或有興趣者，歡迎來信洽談 • 類比及數位電路特性驗證經驗 • 使用FPGA 驗証，熟悉soc開發平台 • 制定驗證計畫、設計驗證方法、分析數據資料 • 開發自動化驗證輔助工具

讓我們跨越國界，千里來相逢，用AI展翅翱翔，來尋找千載難逢的機會 (Tranxform.com 千逢科技) Hardware design verification : • Develop verification environment. • Co-work with hardware designers to verify designs with system verilog and system verilog assertion. • Building, maintaining testbenches and their components using UVM-based methods. • Functional coverage and code coverage. • Generating the random testcases for NPU design,and providing debug reports. • Develop the auto-verifying environment using scripting languages like Perl and Python. Programming Languages: Strong programming skills in languages like System Verilog, Verilog and possibly high-level languages like C/C++. Experience in AI/ML: In-depth knowledge of artificial intelligence and machine learning algorithms. NPU Architecture: Proficiency in designing Neural Processing Unit architectures. Parallel Processing: Understanding of parallel processing and optimization techniques for neural networks. Team Collaboration: Effective communication and collaboration skills within a multidisciplinary team. Problem-solving: Strong analytical and problem-solving skills to address complex design challenges. Knowledge of Industry Trends: Awareness of the latest trends and advancements in NPU technology and AI hardware. Results-Driven: A proactive and results-driven mindset, aiming for high-quality outcomes. Ownership Mentality: Willingness to take ownership and responsibility for the design process. Adaptability: Ability to adapt to evolving technologies and project requirements. Advanced Degree: Typically, a relevant advanced degree (Master's or Ph.D.) in Electrical Engineering, Computer Science, or a related field.

- 類比sensor 驗證與除錯與產生驗證報告 - IC datasheet 與技術文件撰寫 - EVB and Test board 設計 - 建立系統模型 - 客戶產品應用支援

1.Integrated verification environment 2.Familiar with SoC level and IP level verification methodology 3.Develop verification plan and optimize verification flow 4.Familiar with verification methodology such as UVM, VMM, or OVM 5.Team player

※ Job Contents: 1. DDR/HBM controller IP design 2. DDR/HBM IP customer support 3. Execute digital IP front-end flow ※ Requirements: 1. 3-years digital IC design experiences 2. Senior/Technical Manager: 8-years digital IC design experiences 3. Familiar with DDR protocol is a plus 4. Familiar with AMBA interface is a plus 5. Familiar with IC front-end design flow such as Lint/CDC, Synthesis, LEC/formality, PrimeTime STA is a plus

我們正在尋找一位熱情、有經驗的EDA應用工程師，加入我們充滿創新和技術挑戰的團隊。這位工程師將與台灣地區的客戶及合作夥伴緊密合作，提供最新的電子設計自動化工具和技術支援，以實現客戶的設計最佳化及效率提升。 職責： 與客戶端的工程師密切合作，了解其設計需求，提供EDA工具相關的技術支援。 協助客戶優化和自動化設計流程，以提高生產力和效率。 在EDA工具中執行模擬和分析，確保客戶設計的性能、功耗和可靠性符合要求。 解決客戶在設計過程中遇到的技術挑戰，提供解決方案以滿足其產品開發目標。 資格要求： 學士或以上學歷，專業領域包括電子工程、計算機工程或相關領域。 具備良好的問題解決和溝通能力，能夠有效協作並在客戶團隊中發揮領導力。 對IC設計、半導體及EDA產業有濃厚興趣，並追求不斷學習和專業成長。 必要條件： 具有相關EDA工具（如Cadence、Synopsys、Mentor Graphics等）的使用經驗。 熟悉硬體描述語言（SystemVerilog、Verilog、VHDL）和模擬工具。 英文聽說讀寫中等以上

1. Knowledge and experience of circuit design guideline, latch up, EM and ESD checking rule. 2. Calibre DRC/LVS/PERC Command File maintain and writing. 3. Physical Verification flow enhancement and deployment. 4. CAD Utility development. 5. Soft skill ability like TCL, Perl, shell script

Job Description: In this position the individual will develop test environment, test plan, and test cases based on the product specification and related industrial standards. The individual will require initiating a test plan review with the team and updating the test plan accordingly. The candidate will require executing and developing the test cases based on test plan, debugging and reporting the test result to achieve full function coverage goal. The individual will require developing ASIC bench functional test programs and doing ASIC bring-up and ASIC bench testing. The ideal individual must have proven ability to achieve results in a fast moving, dynamic environment. The candidate must have ability to coordinate priorities and initiatives and clear communication skill.

Job Description We are seeking a highly skilled ASIC Verification Engineer to join our team in Chupei, Taiwan. In this role, you will be responsible for developing and implementing comprehensive verification strategies for complex ASIC designs, ensuring the highest quality and reliability of our semiconductor products. Develop and execute verification plans for complex ASIC designs Create and maintain testbenches using SystemVerilog and UVM Design and implement efficient verification environments Perform functional and formal verification of digital designs Develop automated test scripts to improve verification efficiency Analyze and debug design issues identified during verification Collaborate with design engineers to resolve functional discrepancies Generate detailed verification reports and documentation Stay updated with industry trends and emerging verification methodologies Contribute to the continuous improvement of verification processes and tools Qualifications Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field 5+ years of experience in ASIC verification with strong proficiency in SystemVerilog and UVM Experience with Verilog, VHDL, and industry-standard simulation tools (e.g., Synopsys VCS, Cadence Xcelium) Experience of CPU, GPU, NPU or HBM verification Knowledge of formal verification techniques and tools Strong debugging, problem-solving, and analytical skills Solid understanding of digital logic design, computer architecture, and communication protocols Excellent organizational skills with strong attention to detail Good communication and teamwork skills in a fast-paced environment

我們專注於3D影像立體雙目視覺技術 產品應用於3D 影像辨識、360 度環景拍照、攝影或AR 與VR 職務內容： ★ USB2.0/3.1或 MIPI 介面之2D/ 3D 影像處理與壓縮之 IC 開發 ★ 影像處理與壓縮相關數位 IP暨產品之開發設計、測試、驗證 條件要求： 1. 對IP Verification, System Verification 有興趣 2. 熟Verilog coding 與 ASIC design Flow 與 Timing Closure 3. 或有 SoC IC 開發經驗 4. 對開發人工智慧((AI) 晶片與邊緣運算有興趣者

使用最新的IC驗證方法對晶心的CPU設計做高強度測試，以提升CPU設計的品質與完整度。此職務可以累積對計算機架構，微架構，與嵌入式系統的廣泛知識。具體內容包含: * Understanding uarch of Andes processor designs * Creating verification plans * Implementing test environments * Generating test cases * Improving test coverage * Identifying CPU bugs in various environments (simulation, FPGA, etc.) * Test automation * Performance benchmarking

【產品範疇】 MOBILE(手持裝置)驅動晶片 【工作內容】 LCD driver(含OLED) Timing Control數位電路的研發設計與驗證 【需求條件】 1.熟悉HDL coding, simulation, synthesis, and STA flow，有量產經驗尤佳 2.熟悉LCD driver(或OLED)規格，具有相關工作經驗尤佳 3.熟悉Timing Control(Global Timing or SRC control timing or GIP timing)數位電路設計，有相關開發經驗者尤佳

想找一個能真正發揮實力、與頂尖團隊共同打造未來技術的平台嗎？ 在芯鼎，我們結合 AI 與影像處理技術，開發具突破性的SoC解決方案，應用於自動駕駛、無人機、機器人、AI 與高效能運算等前沿領域。我們以 ARM 架構（基於 ARM Compute Sub-System & SystemReady）為基礎，打造引領未來的先進視覺以及 AI SoC 設計平台。 在這裡，你將有機會： 與資深工程師與跨域團隊合作，挑戰技術極限 深入 AI 系統與 SoC 架構設計，推動產業升級與創新 從 SoC 微架構、設計實作到驗證流程，全面提升技術視野與實戰能力 無論你擅長或有興趣領域 ，是 IC 設計（DE）、驗證開發（DV），先進製程晶片實體設計含前後端優化以及可測試性設計（Physical design ，DFT）。 我們誠摯邀請你加入芯鼎，與我們一起打造改變世界的設計架構平台！ ***最終職稱與職級將依學經歷與專長核定*** 【SoC 平台、IP 整合】職責與技能(3年以上專業經驗) 1. 規劃與實作 SoC 系統架構，執行模組功能驗證與整體平台驗證 2. 整合並驗證各類高速介面與標準 IP，包括：ARM 架構、UCIe、PCIe、DDR、Ethernet、USB、MIPI TX/RX、eDP、Security Engine 等 加分技能： 1. 熟悉晶片開發全流程，涵蓋前端 RTL 設計、驗證，到後端實作與收斂 2. 具備跨模組與跨部門協同整合經驗，能有效推動系統級平台建構與整合效率 【Design Verification (DV)】職責與技能(3年以上專業經驗) 1. 建立並維護模組與系統層級的驗證環境 2. 使用 SystemVerilog 撰寫測試平台，進行功能驗證與模擬分析 3. 撰寫並整合 SystemVerilog Assertions（SVA）以提升驗證覆蓋率與錯誤檢出能力 必要技能： 1. 精通 UVM（Universal Verification Methodology）驗證方法學 2. 熟悉 AMBA 協定（AXI、AHB、APB 等）之功能與驗證應用 3. 熟悉硬體驗證平台，如 Synopsys HAPS, Synopsys ZeBu，具備實際部署或加速驗證經驗者尤佳 【PD/Design for Testability (DFT)】職責與技能(3年以上專業經驗) 1. 實作區塊與整合等級的可測試性設計（包含 DC/AC Scan、Boundary Scan (BSD)、MBIST 與 Repair） 2. 撰寫與維護 DFT 模式下的 SDC，協助 APR 與前端設計團隊完成時序收斂 3. 執行 RTL 等級的綜合（synthesis），並配合 DFT 架構需求整合設計流程 必要技能： 1. 熟悉 Synopsys 或 Mentor 的 DFT 工具與完整設計流程 2. 熟悉 UPF (Unified Power Format) 與 Synopsys 綜合工具（如 Design Compiler） 3. 具備 Scan Stitch、MBIST 修補、自動測試向量生成等相關經驗者優先

針對數位 IC / SoC / IP 設計進行驗證規劃與測試流程設計。 撰寫驗證計畫 (Testplan)、測試規格與測試案例。 建立與維護 UVM / SystemVerilog 等驗證環境與 testbench。 撰寫 constrained-random / directed testcases，並進行功能覆蓋率 (functional coverage) 與程式碼覆蓋率 (code coverage) 分析。 協助 debug，與設計工程師 (RTL designer) 一同定位與修正問題。 導入並應用 EDA 驗證工具 與跨部門團隊合作，確保設計符合規格與品質。 給新鮮人的你 工作內容: 我們的驗證工程師主要負責確保晶片設計「照著規格跑得正確」。 如果你剛畢業或經驗不多也不用擔心，我們有完整的培訓和資深同事手把手帶領！ 你會接觸到： 學習並建立 晶片驗證環境 (使用 SystemVerilog / UVM)。 撰寫測試案例，模擬晶片設計的各種情境。 分析模擬結果，協助 debug，和設計工程師一起找出問題。 了解 EDA 工具的使用 (simulation、lint、formal 等)。 與團隊合作，確保設計符合規格。 我們希望你具備 (Requirements) 電機、電子、資訊工程或相關科系學士/碩士畢業。 具備 數位電路基礎。 會一點點程式語言 (C/C++、Python、Verilog、SystemVerilog 任一皆可)。 對半導體產業與晶片設計有熱情，願意學習新技術。 樂於團隊合作，遇到問題願意溝通與討論。

(1)Must have BS in CS/EE of relevant experience in IC design field. (2)Familiar with IC design flow, placement and route (P&R), and layout. (3)Circuit knowledge and logic design relevant experience would be a plus.

1. Front-end IC design flow development/maintain/support 2. Experience in front-end design flow and familiarity with Prime Time,Prime Closure,Fusion Compiler. 3.Good understanding of timing sign off,constraint and timing closure methodology.

RTL design/Verilog behavior model development APR flow support CAD/CAE internal flow/script maintenance

1. Architecture design and RTL implementation of Automotive/Smartphone chipset 2. SoC system power and performance analysis 3. SoC system bus and memory subsystem design, integration, and modeling 4. SoC low power design, integration, and modeling 5. SoC functional safety analysis, design, integration, and modeling 6. SoC cyber security analysis, design, integration, and modeling

## Job Description: - Planning and establishing pass/fail criteria for LEO satellite product testing (e.g., OTA, Thermal Vacuum, Radiation, etc.). - Execution and result analysis of LEO satellite product testing. - Writing test reports and documenting anomalies - Developing and maintaining automated testing programs to improve testing efficiency. ## Skill: - Familiarity with RF or phased array testing is preferred. - Familiarity with Python and basic instrument control is preferred. - Familiarity with military and space testing standards is preferred.