104工作快找APP

面試通知不漏接

立即安裝APP

「APR Engineer (Implementation Engineer)」的相似工作

益芯科技股份有限公司
共500筆
10/09
新竹市經歷不拘大學
1. Front-end IC design flow development/maintain/support 2. Experience in front-end design flow and familiarity with Prime Time,Prime Closure,Fusion Compiler. 3.Good understanding of timing sign off,constraint and timing closure methodology.
應徵
10/20
新竹市經歷不拘大學
Responsibilities: • Develop integrated verification environment. • Verify designs with system verilog and system verilog assertion. • Build, maintain and upgrade testbenches and their components using UVM-based methods. • Check functional coverage and code coverage • Create controlled random testcases. Pre-debug and provide debug reports. • Scripting experience using scripting languages like Perl and Python.
應徵
10/17
新竹市經歷不拘大學以上
我們正在尋找一位熱情、有經驗的EDA應用工程師,加入我們充滿創新和技術挑戰的團隊。這位工程師將與台灣地區的客戶及合作夥伴緊密合作,提供最新的電子設計自動化工具和技術支援,以實現客戶的設計最佳化及效率提升。 職責: 與客戶端的工程師密切合作,了解其設計需求,提供EDA工具相關的技術支援。 協助客戶優化和自動化設計流程,以提高生產力和效率。 在EDA工具中執行模擬和分析,確保客戶設計的性能、功耗和可靠性符合要求。 解決客戶在設計過程中遇到的技術挑戰,提供解決方案以滿足其產品開發目標。 資格要求: 學士或以上學歷,專業領域包括電子工程、計算機工程或相關領域。 具備良好的問題解決和溝通能力,能夠有效協作並在客戶團隊中發揮領導力。 對IC設計、半導體及EDA產業有濃厚興趣,並追求不斷學習和專業成長。 必要條件: 具有相關EDA工具(如Cadence、Synopsys、Mentor Graphics等)的使用經驗。 熟悉硬體描述語言(SystemVerilog、Verilog、VHDL)和模擬工具。 英文聽說讀寫中等以上
應徵
10/20
恩萊特科技股份有限公司其它軟體及網路相關業
新竹市2年以上大學
主要職責 1. Layout設計與實作 根據電路圖(schematic)進行analog/mixed-signal或digital layout佈局設計 執行模組層級(block-level)與頂層(top-level)layout整合 負責元件placement、routing、floorplan與metal layer規劃 2. DRC/LVS檢查與修正 使用EDA工具執行設計規範檢查(DRC, LVS) 修正版圖與設計間的不一致,確保layout正確無誤 執行ERC(Electrical Rule Check)、ANT(Antenna Check)等檢查 3. 協同工作與設計優化 與電路設計工程師合作進行版圖最佳化(例如降低parasitics、改善matching) 針對layout提出建議以達到功耗、面積與性能的最佳平衡 4. 製程與封裝考量 根據製程規範(Design Rule)進行設計,考量DFM(Design for Manufacturability)與封裝需求 了解不同foundry的PDK(Process Design Kit)限制與應用
應徵
10/20
瓦雷科技有限公司IC設計相關業
新竹市經歷不拘大學以上
1. Design verification with SystemVerilog/UVM, C/C++ 2. Integration test environment with VIP 3. Develop checker and scoreboard. 4. Verify design with SystemVerilog assertion. 5. Test plan for a verification task. [Requirement] 1. Familiar with SystemVerilog HDL, OOP, Python, TCL, and shell programming. 2. Better to have SoC design and bus concept.
應徵
10/20
瓦雷科技有限公司IC設計相關業
新竹市經歷不拘大學以上
[job description] Wolley is seeking candidates for a digital design engineer position. You will join an experienced team designing next-generation memory, storage controllers, and high-speed interface standard. You will also contribute to design concept discussion, architecture definition, as well as design implementation. ‧ Architecture design and RTL implementation ‧ System bus and related peripheral designs ‧ SoC and emulation platform design ‧ SoC system performance analysis [Requirement] 1. Bachelor's or Master's degree in Electrical Engineering or related fields 2. Familiar with RTL design, SystemVerilog, front-end design flow 3. The following working knowledge is desired: * Python programming * TCL scripting * Universal Verification Methodology (UVM) * Low power design and analysis
應徵
09/10
新竹市5年以上專科
【主要工作內容】 1.Netlist to GDS, including floorplan/powerplan/physical synthesis/clock tree synthesis & routing 2.Chip level physical verification, including DRC/LVS/DFM & tapeout 3.IR-Drop analysis 【需求條件】 1.有使用過ICC/ICC2/laker, 曾做過fully layout & chip level PV 2.工作態度積極認真, 有獨自解決問題能力
應徵
10/13
新竹縣竹北市經歷不拘碩士以上
1. Knowledge and experience of circuit design guideline, latch up, EM and ESD checking rule. 2. Calibre DRC/LVS/PERC Command File maintain and writing. 3. Physical Verification flow enhancement and deployment. 4. CAD Utility development. 5. Soft skill ability like TCL, Perl, shell script
應徵
10/13
新竹市經歷不拘大學以上
Job Description: In this position the individual will develop test environment, test plan, and test cases based on the product specification and related industrial standards. The individual will require initiating a test plan review with the team and updating the test plan accordingly. The candidate will require executing and developing the test cases based on test plan, debugging and reporting the test result to achieve full function coverage goal. The individual will require developing ASIC bench functional test programs and doing ASIC bring-up and ASIC bench testing. The ideal individual must have proven ability to achieve results in a fast moving, dynamic environment. The candidate must have ability to coordinate priorities and initiatives and clear communication skill.
應徵
10/17
創星電路設計股份有限公司其他電子零組件相關業
新竹縣竹北市經歷不拘學歷不拘
1. SerDes CTRL IP RTL 開發與維護 (例如LPDDR、UFS、NAND Controller...) 2. 設計驗證 3. FPGA相關設計與實作 以上工作依個人意願酌情分配
應徵
10/20
新竹縣竹北市5年以上碩士
1. ARM CPU design physical implementation 2. ARM CPU power and timing sign off 3. Physical design flow enhancement for high-speed CPU
應徵
10/13
新竹市3年以上碩士以上
※ Job Contents: 1. DDR/HBM controller IP design 2. DDR/HBM IP customer support 3. Execute digital IP front-end flow ※ Requirements: 1. 3-years digital IC design experiences 2. Senior/Technical Manager: 8-years digital IC design experiences 3. Familiar with DDR protocol is a plus 4. Familiar with AMBA interface is a plus 5. Familiar with IC front-end design flow such as Lint/CDC, Synthesis, LEC/formality, PrimeTime STA is a plus
應徵
10/21
Paramtek_拚願科技股份有限公司電子通訊/電腦週邊零售業
台北市大安區經歷不拘碩士以上
1. 主動式電子掃描陣列 (相控陣列) 雷達系統之數位控制。 2. 熟悉Verilog與FPGA開發流程,了解High-Level Synthesis開發技術。 3. 具有實作數位訊號處理與數位架構設計於FPGA之經驗。
應徵
10/20
新竹市經歷不拘專科
1.電子相關領域佳 大學/碩士 ,Fully IC Layout工作經驗尤佳 2.需修過VLSI設計概論、半導體器件等相關課程,熟VLSI設計,懂類比設計,半導體元件物理尤佳 3.對於IC設計後段 , Physical Design 領域有濃厚興趣者,懂IR-Drop/EM analysis,或有興趣者尤佳 4.對於 Parasitical device effect prevent, ESD/EMI physical design , HV Design/Layout , IC Layout Reliability有濃厚興趣者 5.此職務需要穩定性高,積極度高,做事態度需細心嚴謹 , 需具備高度 EQ/AQ,擁有團隊合作的精神 6.對高複雜度的Whole chip 整合有興趣者
應徵
10/20
新竹市經歷不拘碩士以上
使用最新的IC驗證方法對晶心的CPU設計做高強度測試,以提升CPU設計的品質與完整度。此職務可以累積對計算機架構,微架構,與嵌入式系統的廣泛知識。具體內容包含: * Understanding uarch of Andes processor designs * Creating verification plans * Implementing test environments * Generating test cases * Improving test coverage * Identifying CPU bugs in various environments (simulation, FPGA, etc.) * Test automation * Performance benchmarking
應徵
10/20
新竹市經歷不拘學歷不拘
Design CPU functional units. Responsibilities  Defining micro-architecture of the functional units  Writing RTL codes of the functional units  Writing documents of the function units  Working with cross-division teams to resolve functional, performance, power, and frequency issues related to the functional units Qualifications  Available to start work three months after being hired.  3+ years of recent experience with Verilog logic design  Knows CPU micro-architecture, e.g. instructions, pipeline, caches, MMU  Knows power consumption of digital circuits  Good communicator in verbal and writing in English
應徵
10/16
新竹縣竹北市經歷不拘大學以上
Job Description We are seeking a highly skilled ASIC Verification Engineer to join our team in Chupei, Taiwan. In this role, you will be responsible for developing and implementing comprehensive verification strategies for complex ASIC designs, ensuring the highest quality and reliability of our semiconductor products. Develop and execute verification plans for complex ASIC designs Create and maintain testbenches using SystemVerilog and UVM Design and implement efficient verification environments Perform functional and formal verification of digital designs Develop automated test scripts to improve verification efficiency Analyze and debug design issues identified during verification Collaborate with design engineers to resolve functional discrepancies Generate detailed verification reports and documentation Stay updated with industry trends and emerging verification methodologies Contribute to the continuous improvement of verification processes and tools Qualifications Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field 5+ years of experience in ASIC verification with strong proficiency in SystemVerilog and UVM Experience with Verilog, VHDL, and industry-standard simulation tools (e.g., Synopsys VCS, Cadence Xcelium) Experience of CPU, GPU, NPU or HBM verification Knowledge of formal verification techniques and tools Strong debugging, problem-solving, and analytical skills Solid understanding of digital logic design, computer architecture, and communication protocols Excellent organizational skills with strong attention to detail Good communication and teamwork skills in a fast-paced environment
應徵
10/20
新竹縣竹北市經歷不拘碩士
1. 熟悉數位IC整合流程, 包含RTL模擬 2. 熟悉時序分析及功耗分析流程 3. 有低功耗分析經驗者尤佳 4. 有實體設計經驗者尤佳
10/02
新竹縣竹北市3年以上碩士以上
DESCRIPTION: 1. Responsible for the physical design process of chip numbers from netlist to GDSII 2. Responsible for interaction with the front-end design team to realize the design convergence and optimization of the front and back ends; Comprehensive, static timing analysis 3. Floor planning, power planning and signoff, place and route, timing closure, chip static timing analysis and physical verification 4. IP integration, synthesis, verification and correction 5. Other Assigned Tasks delivered by the Line Manager QUALIFICATIONS: 1. MS degree in EE or related. 2. Familiar with physical design flow, including hierarchical design and low power design is a plus 3. Familiar with EDA tools, such as SoC Encounter/INNOVUS/ICC/ICC2 is a plus 4. Familiar with computer languages such as Perl/TCL/C-shell 5. Self-motivated with good communication skills and team spirit 6. Ability to understand and articulate technical issues. 7. Fluent English is a plus. 8. Experience in 12/5nm design is a plus.
應徵
08/27
新竹市1年以上碩士
(1) DRAM電路設計與模擬驗證 (2) 具備DRAM ROW/COLUMN/CONTROL/DC/DLL任一或更多電路設計經驗者佳 (3) 具備verilog經驗者尤佳 (4) 了解基本UNIX操作,具備AWK等Programing能力者尤佳 (5) 具備電機電子資訊物理相關背景,無工作經驗可
應徵